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Abstract 
The faorication of CIVIUS inteyratcu circuits nave now reached 
so nigh a level of complexity as to rcquire, not only 1-U, but also 
2-U computer simulation of process design, scaling and optimisation. 
A new 2-i) simulator called EPIC (Eoinourgh Program for Impurity Con-
centrations) rias been developed to moael complete faorication 
processes in CMOS technology. The philosophy Dehinu EPIC lies in a 
unique synergism of the well-establisll&J 1.D simulator SUPREM with 
new 2-D analytical and 2-D numerical process models. 
The first simulation of both vertical and lateral effects in a 
p-well CMOS process is presented. The formation of source/drain re-
gions in both NMOS and PMOS field-effect transistors is modelled in 
2-D to allow prediction of effective channel length. EPIC is also 
used to' examine narrow width transistors by siiiiulatiny impurity 
redistribution during formation of the bira ' s oeak region between 
the field and yate oxides. In addition, Vie first algoritnm capaole 
of modelling tne capacitance of CMUS structures with non-uniform 
doping profiles is presented. 
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to Flexibility in CMOS Technology", Proc of Technical Programme, 
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CHAPTER ONE : INTRODUCTION 
It is the aim of this introduction to outline the importance 
and uses of modelling and simulation in Complementary Metal-Oxide-
Semiconductor (CMOS) Integrated Circuit (IC) technology. The re-
cent surge of interest in the general topic of simulation /1/ has 
been stimulated by rapid advances in computer technology which have 
allowed complex physical systems such as those encountered in fields 
of science and engineering, meteorology, geophysics, etc, to be con-
sidered without over-simplification of the model in order to make 
the solution procedure tractable. Although accurate physical 
models are important, the sophistication of mathematical analysis 
used to solve a problem is usually dictated by the level of computa-
tional ability available. Consequently, it is generally true that 
the more comprehensive the computer model is, the more computing 
power is required. It is interesting to note that integrated cir-
cuit simulation is in a unique position since this very activity 
aids 'in the development of faster computers which, in turn, offer a 
more comprehensive simulation capability. 
While computer systems have been used to solve problems in 
academic subjects and fundamental research for several decades, it 
is only recently that the capabilities of such tools have been real-
ised in both light and heavy manufacturing industries. The comput-
er is now frequently used as a large 'database' in which to store 
vast amounts of information in a readily retrievable way. Data can 
be collected from the outside world, subsequently processed, and 
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then, either presented in tabular or graphical form, or transriiitted 
to another system via a communications network. In particular, 
Computer-Aided-Manufacture (CAM) is now widely used in the IC 
manufacturing industry to alleviate administrative and inventorial 
tasks, and also increase production efficiency. Equally important 
is the role of computer simulation in the engineering of semiconduc-
tor products /2,3,4/, and none more so than in the case of CMOS 
technology which has now advanced to such a level of complexity as 
to require Computer-Aided-Design (CAD) of both circuit layout and 
fabrication process. A review of techniques used to fabricate in-
tegrated circuits which make use of complementary n-channel and p-
channel transistors is given in Chapter 2. Most manufacturers are 
either converting existing NMOS designs to CMOS, or designing in 
CMOS from the beginning, in order to take advantage of recent ad- 
vances in CMOS technology. 	This progress in itself has provided 
the incentive to further enhance circuit design methodology. 	Simu- 
lation provides an aid in the design of a cost-effective CMOS pro-
cess to satisfy an IC market which is continually asking for larger 
and faster chips. While NMOS will remain a mainstream technology, 
process simulation is a useful tool in the design of a modular pro-
cess architecture in which NMOS wafers are manufactured as a subset 
of the CMOS process /5/. 
The modelling and simulation of a semiconductor IC is summar-
ied by the flowchart of figure 1.1. The simulation task is gen-
erally split into a hierarchy of three levels, which are applied 
sequentially in the research and development of an IC product. The 
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Figure 1.1 : 	IC Simulation Flowchart 
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individual roles of process, single device and circuit simulations 
are now clarified. 
The simulation chain begins with a specification of the de-
tails of the fabrication process. Usually an existing process is 
modified, but, less frequently, a novel process must be designed. 
The process flow comprises a sequential list of all stages in the 
fabrication procedure. A process model is formulated for each type 
of process step,eg ion implantation. The process flow and relevant 
process measurements are passed as input to a process simulator. In 
general the output from a process simulation program consists of the 
dopant distributions in the silicon, and details of any other ma-
terial layer present, for example, silicon dioxide, polysilicon, 
etc. This information is then fed to a device simulation program 
which has the capability of modelling the electrical response of 
basic circuit elements such as resistors, capacitors and MOS 
transistors. Often, additional parameters, for the program are 
determined from electrical measurements of test structures which 
constitute part of a process control chip. While models for resis-
tors and capacitors are straightforward, accurate MOS transistor 
models are relatively sophisticated /6,7/. Results of such simula-
tions are simplified to semi-wipirical forms suitable for incorpora-
tion in a CAD circuit simulation program /8/. It is important that 
an automated method exists for extracting parameters for use in such 
circuit simulations /9/. 
In addition to modelling the devices which are designed ex- 
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plicitly as part of an IC layout, the magnitude of parasitic effects 
must be determined. Examples of unwanted effects include parasitic 
MOS transistor action between adjacent diffusion tracks, short and 
narrow channel effects at small geometries, interlayer capacitance, 
latch-up in CMOS circuits, threshold voltage shifts, etc. Such 
phenomena are sensitive functions of the impurity concentration pro-
files in the silicon. Simulations are required to investigate the 
operation of circuit designs both at a functional level, assuming a 
given time for each logic transition, and also at the transistor 
level, to ensure that 'rise' and 'fall' times of nodes are suffi-
ciently fast for reliable circuit operation. From this general dis-
cussion of simulation, it is clear that accurate process modelling 
is essential for adequate circuit simulation. 
While the present work is concerned with the application of 
computer simulation to CMOS processing technology, the drive to 
develop process simulators originally came from the requirement in 
bipolar technology to fabricate narrow transistor base regions 
reproducibly/]O/. Demand for simulations of MOS processes grew in 
the 1970's, and the first general purpose simulator to be offered to 
both academic and commercial semiconductor houses was SUPREM (Stan-
ford University Process Engineering Models)f11/. This program al-
lows modelling of one-dimensional (1-0) impurity distributions in 
silicon and silicon-dioxide, and remains the most widely used pro-
cess simulator in the semiconductor industry at the present time. 
Chapter 4 demonstrates how SUPREM (Version II) can be used to simu-
late a typical CMOS fabrication process. 
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The main limitation with SUPRLM is tnat it can only simulate 
profiles in 1-dimension, and therefore It cannot realistically 
describe small geometry M(JS structures. 2 or 3-ainiensional programs 
have been written, but they are very slow and of limited accuracy. 
A more economical approach is therefore necessary. This has lead to 
EPIC (Edinburgh Program for Impurity Concentrations), and It is the 
major result of this research project. Its structure and capabili-
ties are described in Appendix A and in the following chapters. 
In asemiconductor factory, process monitoring is vitally im-
portant for maximisation of wafer yield and isolation of production 
problems. Capacitance-voltage (C-V) measurements of MOS capacitors 
on test wafers are routinely carried out to test for contamination 
of high temperature furnace tubes. 	Mobile metal ions alter the 
flat-band 	capacitance and therefore threshold voltage of MOS 
transistors /13/ and are potentially disastrous to MOS processes. 
Knowledge of the theoretical C-V curve is required to determine 
flat-band capacitance, defined by the shift - between ideal and meas-
ured characteristics. A theory for C-V characteristics of non-
uniform doping profiles in NMOS technology /14/ is generalised to 
accornzodate CMOS structures in Chapter 5. A comparison of theoreti-
cal and measured results provide a check on the accuracy of the 1-ti 
process model, and examples of the calculation of flat-band capaci - 
tance are presented. 
Process modelling is undoubtedly the weakest link in the 
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simulation chain of figure 1.1, and lags behind current IC processes 
in production. Most simulation activity in the past has been con-
cerned with only a few sequential process steps, for example, one 
ion implantation followed by one subsequent anneal step. The goal 
of process sruulation must be to offer a predictive capability to 
model complete fabrication processes. However, with the advent of 
Large-Scale-Integration (LSI) followed by Very-Large-Scale-
Integration (VLSI), the routine fabrication in production of devices 
with dimensions approaching one micron has given rise to a need for 
two-dimensional (2-D) and three-dimensional (3-U) process simula- 
tors. 	The lateral effects which could previously be ignored now 
have a dominating effect on device characteristics. 	The MOS 
transistor is intrinsically at least a two-dimensional (2-U) device, 
since a vertical electric field is used to control current flow in a 
lateral direction. 	Accurate transistor models, therefore require 
doping concentration profiles in more than one-dimension. 	2-U 
analytical models for ion implantation and impurity redistribution 
due to diffusion are considered in Chapter 6. 
Transient annealing of silicon using electron beam heating as 
a promising technique for VLSI technologies. A 3-U model for tem-
perature distribution in a silicon wafer due to a scanning electron 
beam is presented in the same chapter since the diffusion of heat 
energy and the diffusion of impurity species at low concentration 
are described by the same differential equation i.e. Fick's law. 
While analytical techniques are suitable for modelling the 
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diffusion of low concentration impurity profiles in non-oxidizing 
furnace ambients, a more sophisticated model is required to simulate 
the high concentration profiles in diffused source/drain regions of 
the wafer. Chapter 7 describes how such a model can be used to 
predict the effective channel length of both n-channel and p-channel 
MOS transistors. 
A model for simultaneous diffusion and local oxidation of 
silicon (LOCOS) has been developed to simulate narrow channel ef-
fects in the MOS transistor. This complex moving boundary diffusion 
problem is dealt with in Chapter 8. A precise estimate of effective 
channel width is only possible through a combined use of 2-U process 
and device simulators. A non-planar device analysis is beyond the 
scope of this thesis, however it is shown that simulation results 
are consistent with MOSFET (Metal-Oxide-Semiconductor Field Effect 
Transistor) electrical data. 
• 	Trii s •bri ef thesis outline uuionstrates riar)y pf the pcool ems 
which are inherent in any description of process simulation: indivi-
dual problems are difficult and must oe treated in some deptn, but 
there is also a complex interaction between process steps. Any suc-
cessful software packaye must therefore be able to uescribe indivi-
dual process steps, and also their aggregation into a complete pro-
cess. The approach which has been used in tnis thesis is to 
describe the individual topics in the following chapters, and to 
give an overview of the program architecture of EPIC in Appendix A. 
CHAPTER TWO : 	REVIEW OF CMOS TECHNOLOGY 
Complementary Metal -Oxide-Semiconductor (CMOS) technology was 
first proposed by Sah and Wanlass /12/ in 1963 for circuit applica-
tions which require very low static power consumption. Figure 2.1 
shows a static three-input NANO gate in which a p-channel MOS 
transistor complements each n-channel MOS transistor. A logic '1' 
is required at all three inputs to give an output of V. Because 
no dc path exists to ground, current is only consumed during switch-
ing. 
CMOS circuits can be fabricated using either p-wells, n-wells 
or both n-wells and p-wells, i.e. twin wells. Early CMOS used a p-
well as shown by figure 2.2 because boron was the only element 
available that would form deep but lightly doped tubs. Use of an 
n-type starting wafer was compatible with PMUS, the mainstream in-
tegrated MOS technology of that time. In this approach n-channel 
transistors are fabricated in the p-well and p-channel transistors 
in the n-substrate. A metal gate electrode is deposited and pat-
terned after the source and drain regions have been diffused into 
the wafer. To allow for misregistration, which always occurs to 
some extent, a large safety margin is used to ensure that the metal 
overlaps with the diffusion regions. Only then can a complete chan-
nel form when the gate is appropriately biased. Metal gate CMOS 
parts are therefore slow due to a large 'Miller' feedback capaci-
tance between the gate and source/drain regions. 






Figure 2.1 : .Three-input CMOS NAND gate 
silicon dioxide 	 aluminium 
Figure 2.2. : P-well metal gate CMOS cross-section. 
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Throughout the 1960's and early 1970's, static CMOS circuit 
designs were wasteful of die area and consequently lagged behind 
PMuS and bipolar technologies. However, the advantage of very low 
power dissipation allowed CMOS to be used in specialised products 
such as calculators, wristwatches and other portable products. 
Renewed interest in CMOS was stimulated by more inspired design 
practices through the use of clocked circuitry /242/. 
Subsequently, faster circuits were fabricated using a polycry-
stalline silicon or 'polysilicon' gate electrode which allows the 
diffused source and drain regions to be formed after polysilicon 
deposition bnd self-aligned to the gate edge as shall be shown in 
the description of a silicon-gate CMOS process to follow. RCA 
developed closed COS/MUS logic or 'C2L CMOS' where the gate of the 
MUSFET completely surrounds the drain. This technology was used in 
a 1K static random access memory (RAM) /243/ and an 8-bit micropro-
cessor /244/. 
By the end of the 1970's, large NMOS circuits were dissipating 
up to 1 watt of power, which is dangerously close to the limit for 
normal plastic packaging. High temperatures lead to aluminium elec-
tromigration and other reliability problems. However, CMOS circuits 
were not subject to this problem and, in addition the p-channel 
transistor found uses as an active pull-up device in dynamic circui-
try. The use of twin-wells allowed optimisation of each transistor 
type independently /246, 295/, and the flexibility of CMOS allowed 
other types of devices to be fabricated on the same wafer. Hitachi 
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for example used a buried-junction FET of JFET as part of a static 
RAM cell and the intrinsic n-p-n bipolar transistor of the p-well 
process to boost the current of output buffers /245/. Motorola an-
nounced a high speed CMOS logic family as a low power alternative to 
LSTTL /247/. Matsushita /128/ developed an n-well CMOS process 
which replaced all furnace doping steps by ion implantation technol-
ogy. The speed, layout density and power dissipation of circuits 
could be optimised by designing some sections in NMOS and others in 
CMOS on the same die /248, 249/. 
.Since logic levels swing all the way between the supply rails, 
noise inimunfty is high and CMOS circuits find applications in harsh 
environments such as down drilling wells or inside engines /25u/. A 
high demand for CMOS circuits and advancing fabrication equipment 
technology has helped to increase process yields and lower costs so 
that CMOS is now often preferred to NMOS /251-254/. 
Latest circuits optimise speed and layout density by the use 
of CMOS domino logic /255/ which is demonstrated in figure 2.3. 
This dynamic technique requires only a single clock signal, and is 
particularly effective when the logic gates are complex. When the 
clock 0 is low, nodes P1 and P2 are pre-charged to V. The inputs 
are then applied, and when 0 goes high,P1 and then P2 are condition-
ally discharged in a ripple or 'domino' fashion. Domino CMOS has 
been successfully used in the Arithmetic Logic Unit (ALu) of a sin-
gle Chip 32-bit microprocessor /256/ at AT & I Bell Laboratories. 
Care must be taken in pipe-lined data paths to avoid 'race condi- 
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VDD 
H 
Figure 2.3 : CMOS Domino Logic 
(A-G are inputs, H is the output and 0 is the 
clock) 
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tions' whereby false outputs appear momentarily before a valid logic 
level is attained. Instead of using n-channel devices for all logic 
blocks, p-logic and n-logic stages can be alternated to give race-
free operation. Although discharge times are longer in the p-logic 
blocks, this arrangement offers a higher degree of logic flexibility 
and has been termed 'no race' or NORA CMOS /257.!. 
CMOS is also pervading the semiconductor memory market, and 
access times of static RAM circuits are reported to be as fast as 
NMOS versions /258/ and even bipolar ECL designs /259/, but with 
greatly reduced power consumption. N-well CMOS has been used in 
preference to p-well for both a dynamic RAM /260/ and a read-only 
memory (ROM) /261/. NMOS dynamic RAM's require a negative back 
bias or 'charge-pump' to sweep up injected carriers, however, this 
is not necessary in CMOS, and the use of ground potential in a p-
substrate is more effective /283/. 
Analogue or linear design in NMOS technology has been made 
difficult by the assymetric electrical characteristics of enhance-
ment and depletion transistors. The complementary enhancement 
transistors of CMOS are much more suited to such applications and 
many analogue CMOS circuits bear a close resemblance to their bipo-
lar equivalents /262/. Efficient CMOS operational amplifiers have 
been presented /263, 264/. Switched capacitor filters implemented 
in CMOS technology are finding applications in high frequency com-
munication systems /265/ and in speech synthesis. techniques /266/. 
The use of standard cells greatly reduces the time required to corn- 
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plete a circuit design. Both analogue and digital functions can be 
designed as blocks and then inserted into a library for use in dif-
ferent systems /267/. Automatic routers are currently being 
developed to interconnect library cells by optimisation of data 
paths which are represented by vectors. 
The gate array or uncommitted logic array (ULA) comprises a 
collection of functional blocks which are not linked by intercon-
nects until the metallisation stage /298/. Although a high degree 
of redundancy is inherent in such semiconductor products, a fast 
turn-around time is possible and arrays of 20K gates have been re-
ported /268/. In such temporarily uncommitted designs, the number 
of input and output signals ('fan-ins' and 'fan-outs') is not usual-
ly known. The difficulties encountered in designing ratioed NMOS 
circuits to deal with uncertainties in loading between stages are 
not nearly so critical in CMOS. 
Since a high percentage of die area is occupied by intercon-
nects, a much more dense circuit is possible with the use of multi-
level interconnects /276/. One of the major proDlems currently be-
ing encountered by the semiconductor industry in the development of 
VLSI processes is the fabrication of reliable parts using double-
level aluminium /269, 276, 289/. In the future CMOS wafer topogra-
phy will move further away from the traditional isoplanàr structure 
and progressively more three-dimensional, hence requiring a more so-
phisticated hierarchical design methodology 12701. 
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Process simulation is currently struggling to keep pace with 
rapidly advancing processing technology. The following 'industry 
standard' p-well CMOS process is chosen as the subject for the 
present modelling activity. 
2.2 A TYPICAL CMOS PROCESS FLOW 
Virtually all silicon for integrated circuit fabrication is 
prepared by the Czochralski growing technique 12711. This method 
allows simultaneous doping of the silicon, but as the silicon cry-
stal grows,.the melt becomes progressively enriched with impurities 
due to segregation effects between the liquid and solid phase. As a 
result of this, the dopant concentration in the crystal is non-
uniform and when the material is sawn into slices, a variation in 
doping level is found not only from wafer to wafer, but also radial-
ly across each wafer. Since all starting wafers show a large toler-
ance in electrical resistivity, implantation of ions into high 
resistivity starting material is used to dope the silicon surface to 
a high degree of precision. 
Figures 2.4(a-e) show several key stayes in the fabrication of 
a silicon-gate p-well CMOS wafer. In the description to follow, de-
tails of photolithography /273/ are omitted for simplicity. Dopant 
concentration is fixed in the n-substrate by ion implantation of 
phosphorus ions ( 31 P) followed by a high temperature drive-in cycle 
in an oxidising ambient. After photoresist is deposited and pat-
terned, the unprotected regions of oxide are etched in buffered hy- 
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field oxidation (arrows indicate position of silicon 
nitride formation). 
Figure 2.4 : Key stages in a typical CMOS process. 
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definition of polysilicon gates 
•1 - 	 - -- 
cross-section of finished wafer 
Figure 2.4 (continued) : Key stages in a typical CMOS process 
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drofluoric (HF) acid to define the p-well regions. 	Boron ( 11B) is 
then implanted and diffused into the wafer at high temperature to 
form net p-type tubs as shown by figure 2.4(a). An oxide step is 
necessary at this stage in the process in order that subsequent 
layer masks can be aligned to visible p-well boundaries. For this 
reason, photoresist alone cannot be used as a mask against p-well 
implantation. This oxide step is often omitted in cross-sectional 
views. 
Next the oxide layer is stripped, and a fresh 'pad' oxide is 
grown on which to deposit a layer of silicon nitride (Si 3N4 ) at low 
pressure using chemical vapour deposition LPCVD /197/. Photoresist 
is patterned to leave the active device regions covered. The ni-
tride in the field regions is then etched in a plasma /272/ as shown 
in figure 2.4(b). The lateral extent of the etch is important be-
cause it influences the final effective channel width of the MOSFET. 
With the n-substrate region covered with the photoresist, 
boron is implanted into the field regions while the n-channel active 
device regions are masked by the nitride layer as in figure 2.4(b). 
After a neutral ambient drive-in, the thick field oxide is grown us-
ing local oxidation of silicon (LOCOS) /274, 275/ in burnt hydrogen, 
with the addition of HCl gas to suppress the occurrence of 
oxidation-induced stacking faults and to getter sodium ion contami-
nation /41, 42, 111, 116, 118/. Figure 2.4(c) shows the wafer topog-
raphy after field oxidation, and the situation of the channel stop 
(CS) region of boron which suppresses parasitic n-channel MOSFET ac- 
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tion in the p-well field region. 
An n-type field implant in the n-substrate region is not usu-
ally required since, contrary to the behaviour of boron, phosphorus 
tends to pile up at the surface of the silicon. 
The stress induced during local oxidation causes the edges of 
the nitride layer to bend upwards like a bird's beaks.  Next the 
oxynitride, nitride and pad oxide layers are removed and a dry ox-
idising ambient is used to grow the gate oxide. During field oxi-
dation, silicon nitride forms at the Si - Si0 2 interface under the 
edge of the nitride mask /277/ as shown by the arrows in figure 
2.4(c). At this place, growth of the gate oxide is impeded and in-
spection of the wafer through a high power optical microscope re-
veals a 'white ribbon' around the active regions. Such oxides exhi-
bit low breakdown voltages and also give rise to poor subthreshold 
device characteristics. This problem is remedied by the use of a 
sacrificial gate oxide which is grown and then etched back before a 
second and final gate oxide layer is formed /278/. 
No threshold adjust implant is required if the source/drain 
implant is used to dope the polysilicon. In this approach, the po-
lysilicon is heavily doped n-type (N+) in the p-well regions and 
heavily p-type (P+) in the n-substrate regions /246/. Judicious 
choice of doping level in each region allows NMOS and PMOS threshold 
voltages in the ranges 0.6V to l.OV and -0.6V to -1.OV respectively. 
However, polysilicon tracks which cross well boundaries must be 
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'boot-strapped' with metal to prevent the formation of rectifying 
p-n junctions. 
Modern CMOS processes use LPCVO of polysilicon /2O/ which is 
then blanket doped with phosphorus by either a high temperature fur-
nace treatment or ion implantation to compensate the part of the 
boron source/drain implant which remains in the polysilicon. While 
the n-channel MOSFET remains unaltered, the work function in the p-
channel transistor changes such that an extra surface implant is re-
quired to achieve a useful value of threshold voltage. If the con-
centration of phosphorus in the n-substrate region is reduced, the 
threshold voltage of the parasitic field MOS transistor becomes 
unacceptably low. Hence the n-substrate region is implanted with 
boron and the dose of this implant is typically high enough to in-
vert the surface of the silicon to p-type. When this occurs, the 
p-channel MOSFET operates as a buried channel device /279/. To 
avoid the use of an extra masking stage, a non-selective threshold 
implant can be used provided the p-well concentration levels are re-
duced to compensate for the addition of more boron later in the pro-
cess flow. 
The polysilicon is patterned to define MOS transistor gates 
and interconnecting tracks as indicated in figure 2.4(d). A high 
degree of control in the lateral extent of the etch is necessary to 
ensure a low tolerance in the effective channel length of transis-
tors /281/. 
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A further masking stage is required for each of the N+ and P+ 
source/drain implants. If P+ polysilicon is retained in the pro-
cess, a thin layer of oxide is grown on the polysiliCofl to prevent 
counter doping of the gate electrode by the heavily phosphorus-doped 
phosphosilicate glass (PSG) which is deposited to isolate the po-
lysilicon and aluminium layers. 
A high temperature treatment follows to repair lattice damage 
and decrease sheet resistance in the source/drain regions and also 
to flow the PSG layer over the surface of the wafer. Contact cuts 
are etched through the oxide in preparation for aluminium deposition 
by electron-bean' evaporation or sputtering /232/. A layer of sili-
con dioxide or silicon nitride is used to passivate and protect the 
finished wafer. Only the bonding pad areas remain open at the sur-
face to allow connection of the integrated circuit to a suitable 
package. Figure 2.4(e) shows the final CMOS wafer cross-section, 
where contact cuts and metallisation have been omitted for simplici- 
ty. 
Although MOS technologies have been traditionally referred to 
as 'iso-planar', the wafer topography and doping profiles are clear-
ly 3-D in nature. Adequate representation of cross-sections such as 
that depicted in figure 2.4(e) necessitates multi-dimensional pro-
cess modelling. Simulation of lateral effects in wafers is particu-
larly attractive as an engineering tool since no method exists of 
experimentally profiling silicon in more than 1-0. 
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A variety of fabrication options are currently being investi-
gated to extend CMOS technology through VLSI (Very Large Scale In-
tegration) and into ULSI (Ultra Large Scale Integration) levels of 
complexity. Some form of simulation is necessary to aid in the 
development of these processes and so a short review of the current 
status of advanced CMOS is now presented in order to set a perspec-
tive for simulation effort in the future. 
2.3 ADVANCED CMOS TECHNOLOGY 
It is generally believed in the semiconductor industry that 
CMOS will be the dominant VLSI/ULSI technology /322/. However, as 
device geometries are shrunk to one micron and below, a variety of 
parasitic effects influence device operation. 
It has been observed that-particles from the atmosphere or 
the packaging material of the integrated circuit can corrupt data in 
dynamic RAM circuits /284/. A single c-particle incident on the 
silicon wafer generates several hundred thousand electron-hole 
pairs. If enough minority carriers (electrons in p-type silicon) 
diffuse into the depletion region of a storage capacitor then a log-
ic '1' can be switched to a logic SOS  which then constitutes an er-
roneous bit of information. If the memory cells are placed in a p-
well, the electrons generated in the n-substrate are repelled by the 
built- in potential of the well-substrate p-n Junction, and the oc-
currence of a soft error is less likely /285/. 
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Despite this advantage, the use of n-wells is now preferred 
for several reasons. N-well CMOS uses p-type starting material and 
so is compatible with NMOS. Carrier mobility is degraded by the 
presence of dopants of either type and is a function of the total 
(not net) impurity concentration. Current CMOS circuit designs 
often rely on the faster n-channel transistors to conditionally 
discharge output nodes, and such devices in a p-substrate offer a. 
higher gain than those in a p-well. 
One of the biggest problems to be overcome in the development 
o.f a VLSI CMOS process is the parasitic bipolar mechanism known as 
'latch-up' /65-68/. With reference to figure 2.4(e), the vertical 
n-p-n and lateral p-n-p structures in the p-well CMOS process to-
gether make up a thyristor (p-n-p-n device) which, when appropriate-
ly biased by a noise spike, gives rise to a sustained current 
between the positive and negative terminals of the power supply. 
The latch-up current can only be terminated when the power is 
switched off, by which time the circuit is likely to be permanently 
damaged. Because the mobility of holes is less than that of elec-
trons, the gain of the vertical p-n-p in an n-well process is less 
than the gain of the vertical n-p-n in a p-well process, and hence 
the n-well process is less susceptible to the occurrence of latch-
up. 
An increase in the well and substrate concentration levels 
reduces the risk of latch-up by decreasing the minority carrier 
lifetime in the parasitic bipolar transistor base regions. Howev- 
er, a larger back-gate bias effect /13/ is induced in the active MOS 
transistors. 
Other attempts to eliminate latch-up have included the diffu-
sion of gold atoms into the wafer /286/ or the use of internal 
gettering /287/ to reduce minority carrier lifetime. The use of 
Schottky barriers in a CMOS process is also reported to solve 
latch-up problems /288/. 
One of the most effective methods of decreasing the lateral 
resistance of the well is to use a heavily doped substrate on which 
a near-intrinsic epitaxial layer is grown. From then on, a normal 
process flow can be adopted. Both N+ substrates /290, 291, 294/ and 
P+ substrates /283, 292/ have been utilised, but fabrication costs 
are high and defect density is increased /296/. Figure 2.5 shows a 
twin-well CMOS process using N+ starting material. The transition 
region between the substrate and the epitaxial layer contains point 
defects which help to getter unwanted impurity atoms from the sur-
face of the wafer. 
While these processing techniques reduce the possibility of 
latch-up occurring, it is still necessary to take precautions at the 
design level. Input and output buffers for example should be com-
pletely surrounded by 'guard-rings' which are hardwired to the power 
supply to collect any minority carriers in the substrate /258/. 
One technology which eliminates latch-up problems is silicon- 
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polysilicon 
Figure 2.5 : Twin-well CMOS 
polysilicon 	 gate oxide 
Figure 2.6 : 	Silicon-on-Sapphire (SOS) CMOS 
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on-sapphire (SOS) by using an insulating substrate material /297, 
298/. An epitaxial layer of silicon is grown on the sapphire, and 
then selectively etched to form islands in which to form n-channel 
and p-channel MOSFET's as shown in figure 2.6. Field oxide is not 
required and the spacing between transistors is only determined by 
how well the epitaxial islands can be defined. Also no separation 
is necessary between the diffused N+ and + regions on the output 
node of an inverter hence allowing a high packing density of 
transistors. SOS circuits boast a low susceptibility to radiation 
and because the substrate is non-conducting, parasitic capacitances 
are low. Using similar design rules,SOS is about twice as fast as 
bulk CMOS in VLSI /300/. High performance applications justify the 
added processing cost and Toshiba manufacture a 16-bit microproces-
sor using SOS technology /301/. 
Since the fabrication of CMOS/SOS wafers is made difficult by 
the difference in thermal expansion between sapphire (o- A1 203 ) and 
silicon, there is great interest in obtaining an insulating sub-
strate by other techniques. High dose oxygen implantation into sil-
icon wafers followed by an anneal treatment gives a buried silicon 
dioxide layer with silicon at the surface /302/. Nitrogen can be 
implanted to form a silicon nitride layer in a similar fashion 
/303/. Alternatively, a one-micron thick layer of oxide can be 
grown on the surface of the wafer, and then a layer of polysilicon 
is deposited using LPCVD. The grained silicon structure is melted 
and grown into a single crystal by thermal radiation from halogen 
lamps /304/. Such silicon-on-insulator (501) techniques remain 
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research topics currently and are not yet feasible for the produc-
tion environment. 
As device geometries are shrunk to dimensions below 2 micron 
for VLSI, a variety of parasitic effects become important for device 
performance /306,309/, and these are collectively known as 'short 
and narrow channel effects'. The 2-D nature of device structures 
can no longer be ignored, and threshold voltage becomes a function 
of device size /305/. 
• While the transistors themselves exhibit higher switching 
speeds, the maximum operating frequency of VLSI circuits is limited 
by the resistance of diffused regions and polysilicon interconnects 
which contribute to large RC time delays. Refractory metal sill-
cides can be fabricated on the surface of these doped areas in order 
to increase their conductivity /253/. Smaller contact openings and 
more shallow source/drain junction depths also increase the series 
resistance to transistors /306/.. The transconductanCe of devices 
with gate oxide thicknesses below 100A degrades since this dimension 
is comparable with the thickness of the inversion layer and a large 
portion of the applied gate-source voltage appears across the chan-
nel hence decreasing the effective gate capacitance /306/. 
Use of the traditional 5V IlL-compatible power supply causes 
problems for VLSI MOS devices. As the transistor channel length is 
reduced, the drain depletion region extends to the source giving 
rise to unrestricted current flow despite a gate voltage correspond- 
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my to the 'off' condition /7, 311/. 	N-channel devices already 
require a surface implant of boron to allow the use of an N+ p0-
lysilicon gate electrode. To suppress punch-through, an additional 
deep implant of boron is required to raise the p-type dopant concen-
tration in the bulk while not contributing appreciably to the thres-
hold voltage. A high lateral electric field gives rise to 'hot' 
carriers which are sufficiently energetic to create free electrons 
and holes /306/. Substrate currents can initiate parasitic bipolar 
mechanisms like latch-up. Another is 'snap-back' /299/ which is 
characterised by a state of negative differential resistance in the 
10S - v relationship. Since the p-channel MOSFET operates as aUS 
buried-channel device, careful process design is necessary to ensure 
good sub-threshold characteristics /310/. 
Despite the above-mentioned complications to basic transistor 
operation, a process which holds promise for advanced VLSI and ULSI 
levels of circuit complexity is retrograde well CMOS. Compared to 
conventional bulk CMOS, the main difference of this approach is that 
the p-well implant is performed after the active device regions have 
been formed. A high energy, typically 400 - 600 keV, is used to ac-
celerate boron ions through the field oxide into the underlying sil-
icon /293, 296/. Only a brief anneal is necessary instead of the 
customary long p-well drive-in step. A channel-stop (CS) region is 
formed in the p-well field area and boron suck-out due to oxidation 
is minimised. The net p-type doping concentration reaches its max-
imum value in the bulk of the transistor active region and 
suppresses drain-source punchthrough. This process has been ex- 
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tended to twin retrograde wells /294/, as shown in figure 2.7. 
Since the tubs form four distinct regions in the silicon, this tech-
nology is consequently referred to as 'quadruple well CMOS'. 
Because changes in processing technology tend to be evolution-
ary rather than revolutionary due to the immense cost of introducing 
changes into a wafer production line, quadruple well CMOS has the 
potential to be the dominant VLSI/ULSI circuit technology. Howev -
er, the advancement of this technique to a feasible production pro-
cess is hampered by the lack of a commercially available ion im-
planter which is reliable and capable of the high acceleration vol-
tages necessary to implant ions through the thick field oxide. 
Even more dense circuit layouts are possible by increasing the 
level of integration in the vertical direction of the wafer. The 
use of triple-level polysilicon permits fabrication of very small 
dynamic RAM cells /312/. A further step towards three-dimensional 
(3-D) integration is taken by stacked CMOS (ST-CMOS) /313/. In 
this sophisticated process flow, p-channel transistors are created 
in a laser-recrystallised polysilicon layer and are placed directly 
above the n-channel devices. 
Since the bird's beak transition region of conventional MOS 
technologies is wasteful of die area, several new isolation tech-
niques have been proposed for advanced processes /50, 51, 314-317/. 
The most promising is 'deep-trench' isolation /318/ which has been 
used to reduce the separation between n-channel and p-channel 
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polysilicon 	 gate oxide 
Figure 2.7 : Quadruple-well CMOS 
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transistors and also increase latch-up immunity. 	The deep trenches 
are created using reactive ion etching (RIE). 	The sidewalls are 
oxidised and then the pits are filled with polysilicon. 	The sur- 
face of the wafer must be planarised to avoid step coverage problems 
when the aluminium layer is deposited. 
Powerful single-chip silicon systems can be realised by com-
bining bipolar and MOS elements on the same the in a eBIMOSI  pro-
cess. The feasibility of this approach has already'been demonstrat-
ed in a dynamic RAM design /319/. Fairchild have developed a com-
plex process which combines bipolar, CMOS and high voltage DMOS 
transistors /320/. Most of the large semiconductor manufacturers 
are engaged in research to fabricate BIMOS circuits, but since pro-
cess details are proprietary, little published material has yet em-
erged. 
It is clear from this review and discussion of CMOS technology 
that processing techniques are becoming more complex and consequent-
ly increased use of computer aids is now required. When used in 
conjunction with test chip data /321/, computer simulation provides 
an aid to understanding phenomena, and offers a valuable tool for 
CMOS process development in VLSI/ULSI. 
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CHAPTER THREE : REVIEW OF PROCESS SIMULATION ACTIVITY 
A large amount of research work on individual process steps, 
such as ion implantation, diffusion, oxidation, etc., has been re-
ported in the literature. The power of process simulation lies in 
the combination of models for each fabrication step to allow simula-
tion of complete processes from beginning to end. Several man years 
of effort is involved in the development of such a simulation pack-
age. The realisation of such a project calls on a variety of dis-
ciplines including semiconductor physics, processing knowledge, com-
puter programming and applied numerical analysis. 
As well as being important for process development and under-
standing, simulation provides a convenient means of carrying out a 
process sensitivity analysis to determine those parameters which 
have a critical effect on device characteristics and thus require a 
high degree of control on the production line. A process variation 
analysis has been undertaken by Aoki et al /241/ with the projran 
CASTAM. Herr et al /240/ have reported a statistical modelling ap-
proach to determine best and worst case device parameters for cir-
cuit design. 
While simulation of impurity concentration profiles only is 
discussed in this thesis, modelling of wafer topography /233/ is 
becoming increasingly important for VLSI. The most advanced general 
purpose simulator for dealing with the process steps of lithography, 
deposition and etching is SAMPLE /231, 232/. 
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The 2-1) models of this program have been applied to the pro-
jection printing of positive photoresist /234/ and negative pho-
toresist /235/, and also to the electron-beam exposure of resist 
/236/. Plasma etching of material layers is a critical process step 
in MOS technologies. The width of a silicon nitride track defines 
the effective channel width of the MOS transistor, and the width of 
a polysilicon track defines the effective channel length, assuming 
all other offsets are fixed. A high degree of control in etching 
characteristics is necessary since any variations in nitride or p0-
ysiIicon linewidths appear as a tolerance on the electrical charac-
teristics of devices. Optimisation of etched profiles is possible 
using both vertical and lateral etch rate components /237/. Deposi-
tion models for electron-beani evaporation or sputtering of aluminium 
aid in the reduction of step coverage problems /238/. 
Several process simulators which model impurity distributions 
in silicon have been reported in the literature and these are sum-
mariseci in table 3.1. For comparison, the EPIC program produced in 
this project has also been included, although it is described more 
fully later. A 1-U process simulator allows modelling of the impur-
ity profile in the vertical direction in the wafer, but if lateral 
effects are also important, for example in the length and width 
cross-sections of a small geometry MUS transistor, tnen a 2-U simu-
lator is required. 
The complexity of mathematical process models means analytical 
methods can only be applied to certain aspects of the process, and 
in general, accurate results are only possible by using a numerical 
method. 
















SUPREM II 1 11,97 Stanford Univ. FD / / used extensively 
SUPREM III 1 181, 	229 Stanford Univ. ED / / / N-well CMOS 
ICECREM 1 81, 	188 Munich Univ. ID / / used extensively 
SUPRA 2 16, 202 Stanford Univ. ED / / NMOS 
FEDSS 2 17, 	230 IBM FE / N-well CMOS 
ROMANS II 2 20-22 Rockwell SD / N-well CMOS 
BICEPS 2 27-29 AT & I Bell Labs FD / / NMOS 
LADIS 2 25,26, 	180 Siemens ED / / NMOS, DIMOS 
Taniguchi et al 2 19 Toshiba FD / / MMOS 
RECIPE 2 198 Rensselaer ? NMOS 
Poly. 	Inst. 
EPIC 2 31 Edinburgh Univ. ED / / I P-well CMOS 
* FD = Finite Difference; FE = Finite Element; SD = Semi-Discretisation 
Table 3.1 : Review of 1-D and 2-D process simulators 
method. 	Such numerical analyses fall into three categories: the 
finite difference (FD) method, the finite element (FE) method and 
the semi-discretisation (So) method or method of lines. 
Advantages are to be gained in the use of a non-uniform mesh 
where a fine grid is used to accommodate rapidly varying impurity 
profiles due to ion implantation or thermal oxidation at the surface 
of the wafer, and a coarse mesh in the bulk where impurity concen-
tration gradients are not large. It is essential to adopt such an 
approach in the simulation of a bulk CMOS process which makes use of 
an n-well, p-well or both types of well, in order to reduce computa-
tion times. 
High concentration ion implantation and diffusion models are 
required to model source/drain regions in MOS processes. The con-
centration dependence of the diffusivity gives rise to non-linear 
diffusion, which cannot be modelled analytically. The 1-0 programs 
SUPREM II /11,97/, SUPREM III /181,229/ and ICECREM /81, 188/ solve 
for impurity diffusion in inert and oxidising furnace ambients. 
However, the diffusion coefficient of species in the oxide is very 
low, and during a non-oxidising (inert) anneal step in the fabrica-
tion process, the Si - Si02 interface can be approximated by a re-
flecting boundary. This approach is used by all the 2-U process 
simulators reviewed. All these programs use a well established nu-
merical method, except in the case of RECIPE /198/ which uses an 
'incremental solution method'. The mathematical basis of this work 
is suspect, and the authors do indeed confess that diffusion results 
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could be inaccurate by a factor of 2. 
The simulation of impurity diffusion during thermal oxidation 
of the silicon wafer is a complex moving boundary problem. The 1-D 
programs of table 3.1 model simultaneous diffusion and oxidation 
without the use of any simplifying assumptions. Simulation of the 
transition region between the active and field regions commonly 
known as the 'bird's beaks requires a 2-0 model. All attempts to 
solve this problem so far have been forced to neglect impurity dif-
fusion in the oxide and to model segregation effects purely as an 
interfacial flux in the form of a boundary condition. In practical 
situations this is a good approximation, as shall be demonstrated in 
chapter 8. Instead of a 2-D numerical model, SUPRA /16, 202/ uses a 
semi-empirical model which can generate only approximate results in 
general situations, and therefore cannot be credited as a realistic 
diffusion/oxidation simulator. The model of Taniguchi et al /19/ 
assumes a bird's beak angle of precisely 
450  which rarely occurs in 
practical MOS processes. FEDSS /17, 230/ models non-rectangular 
structures but completely neglects impurity segregation effects. An 
accurate and mathematically valid numerical treatment, however, is 
used by the programs ROMANS II /20-22/, BICEPS /27-29/ and LADIS 
/25, 26, 180/. 
The 1-0 programs SUPREM II and 10ECREM are available to anyone 
from the authors for merely handling costs, and are consequently 
used extensively in the semiconductor industry. SUPREM III is capa-
ble of modelling multilayered structures, for example, polysilicon 
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and gate oxide in the cross-section through the active device region 
of the MOS transistor, and results have been presented for an n-well 
CMOS process /229/. 
A 1-D process simulator called PROSIM II has recently been 
reported by Fair et al /239/. Although the program has been used to 
predict source/drain Junction depths in CMOS, aetails of the process 
models have not yet been presented. 
In the field of 2-0 process simulation, SUPRA, BICEPS and the 
program of Taniguchi et al have been applied to NMOS technology, and 
in addition, LADIS allows simulation of DIMOS transistors /13/. 
N-well CMOS processes have been simulated by FEDSS and ROMANS 
II and although no simulation results have yet been presented, RU-
MANS II is the only 2-0 process simulator capable of modelling im-
purity profiles in silicon-on-sapphire (SUS) CMOS 1221. 
From table 3.1, the most popular solution technique is the 
finite difference method. me alternative finite element method has 
attractions in that it can use a mesh structure which conforms to 
the physical boundaries of the device. However, the resultant ma-
trix structure is less amenable to iterative solution. Finite 
difference methods have been mucti more widely used both for device 
and process simulation. It was therefore decided to use finite 
difference analyses for all the mouels developed in the course of 
this project. 
The 1iroyraiis reviewed in table 3.1 provide a yooa startiny 
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point but none of the 2-ainiensional packages are yet sufficiently 
comprenensive to be generally usable. me main features wnicn were 
considered in the definition of EPIC were: 
* 2-li representation 
* Use of analytical solutions where possible 
* Numerical solution by finite difference methods 
* Executable on a small VAX computer 
* Modules to describe single process steps 
* LinKed modules for wnole fabrication processes 
The program architecture is described in Appendix A, and tne 
single process step modules in trie following chapters. by using 
this approach, it has been possible to devise a program which is 
unique in its scope of application, but wnicn remains economical to 
use. This tnesis and the previous work by Buttar et al /31/ 
comprise ttie first 1-U and 2-U simulation of of a complete p-well 
CMOS process, and the program may also be applied to n-well or 
twin-well CMOS structures. 
Two features have contributed to trie detailed efficiency of 
EPIC: 
use of SUPREM 1-U profiles to define initial mesh 
conditions for 2-li simulations. 
use of a non-uniform mesn to give an economical 
representation of deep non-uniform dopant profiles. 
Electron-oeaìii annealing is a promising technique which holds 
promise for VLSI IIUS technologies. A simple annealing model for use 
in the development of scanning electron-beam systems is presented in 
chapter 6. 
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CHAPTER FOUR : 1-D PROCESS SIMULATION 
4.1 	ION IMPLANTATION  
Ion implantation is now the principal doping technique used 
in the fabrication of integrated circuits because it offers several 
advantages over furnace doping methods. A high degree of uniformi-
ty and reproducibility is possible by monitoring the ion beam 
current. Since the MOSFET is a surface-effect device, the silicon 
surface must be free of contaminants in order to ensure reliable 
device operation. Ion implantation can be performed through a pas-
sivating layer of silicon dioxide on the wafer surface. In addi-
tion, photoresist, silicon dioxide and silicon nitride can be used 
to mask regions of the silicon from the impinging beam. Implanta-
tion is carried out at low temperatures and so no impurity diffusion 
takes place. This is important in MOS technologies because VLSI 
devices require highly doped but shallow impurity profiles in 
source/drain regions to minimise short channel effects /69-71/. In 
addition source/drain regions can be self-aligned to polysilicon 
gates hence reducing parasitic gate/source and gate/drain capaci-
tances. Short channel (<2pm) MOS transistors require a gate adjust 
implant to fix the threshold voltage and also a deeper implant to 
suppress drain-source punch-through /83,99/. 
The theoretical background for ion implantation is due to 
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Lindhard, Scharff and Stiiott /79/ and this work is known as the LSS 
theory. An amorphous target is assumed to provide both electronic 
and nuclear stopping of incident ions and the predicted profile 
takes the form of a symmetrical Gaussian distribution given by 
(x - R )2 
N(x) = 	Q 	 exp {- 
R 	 2R2 
	(4.1) 
IF AR p 11 + erf(_P 
" 
where x is distance into the silicon, Q is the implant dose, R 	is 
the projected range of the ion in silicon and AR the projected 
standard deviation or range straggle. The so-called error function 
is defined by x 
erf(x) = I f exp(y2)dy 	 (4.2) 
The LSS range statistics for R and AR have been computed 
as a function of implant energy by Gibbons et al /80/. While LSS 
theory considers amorphous targets, silicon wafers are single cry-
stals, and a certain amount of ion channeling always occurs along 
major crystallographic directions /85/. Ions which find themselves 
channeled between adjacent lattice planes penetrate deeper into the 
silicon and give rise to a 'tail' on the Gaussian distribution. 
The effects of channeling can be reduced, but not eliminated, by 
both rotating and tilting the wafer prior to implantation, and also 
by using a passivating silicon dioxide layer to randomise the ion 
directions before they reach the silicon /92/. 
If the assymetric nature of the distribution- is not too 
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severe then a good fit to the experimental results is obtained by 
using the third moment ratio estimate or 'skewness' V which 
characterises the degree of tilt of the profile. In this formula-
tion two half-Gaussian profiles with different range straggles are 
joined at a common range /80,10u/. 
The best fit to experimental profiles is obtained by consid-
ering, in addition to the skewness Y, the kurtosis 8 which indicates 
flatness at the top of the profile. 	The four parameters 
and 8 are incorporated into a Pearson distribution of type IV de-
fined by /81,82,103/ 
1 
f(x) = k [b2(x.-R )2 + b 1 (x-R) + b 0 ] 
b 1 
_ 	
2b2(x-R p )+b1 
exp { - 	arctan { - 	 (4.3) 
/4b0b2 - b1 2 v'4b0b2 - b1 2 
where 
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b 0 = 	
- 	2(48 - 3y? ) 
	
A 	 (4.5) 
b 2 = 	- 	- 
A 	 (4.6) 
A 	= 	108_12y2 _18 
(4.7) 
The constant k is determined from the normalisation integral 
CO 
f f (x) dx = 1 	 (4.8) 
and the complete IOfl distribution is given by 
N(x) = Q f1 (x) 	
(4.9) 
For a Pearson type IV distribution 
8 must satisfy 
/2 
8 	8mm . 	= 	
+ 39y 2 + 6 (y2+4) 
32 - 	 (4.10) 
Boron profiles in particular are well modelled using this distribution 
/81,82,92/. 
The remainder of this section considers 	flow 	ion 	implantation 
theory riia,y be implemented in process simulation iiioueis. 
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SUPREM Ii uses joined half-Gaussian distributions for 
phosphorus and arsenic,and Pearson IV distributions for boron EPIC 
uses Pearson IV distributions for all three elements. The values of 
kurtosis 8 are taken from ICECREM /81/ and are 
I 1.5 8min ; B, P 
(4.11) 
8min ; As 
Implantation of ions is rarely performed into bare silicon in MUS 
processes, but usually through a passivating layer such as silicon 
dioxide. The basic LSS theory cannot be applied to multilayered 
structures and only two general theories have been developed to 
model the range of ions and lattice damage in arbitrary solid tar-
gets. 
The first method is to solve the Boltzmann Transport Equation 
/87/ to obtain the implanted profile in 1-D. No generalisation to 
more than one-dimension has yet been reported, so the method has 
only limited use in a VLSI process simulation program. 
The second method relies on a Monte Carlo technique /8-9o, 
101,1021, which involves the modelling of each scattering event as a 
projectile collides with target atoms. Because each ion path must 
be simulated, the procedure must be repeated very many times in ord-
er to build up a statistically valid distribution, and so execution 
times of Monte Carlo programs are long. 
Alternative methods, which are simpler to implement, replace 
masking layers by equivalent thicknesses of silicon to allow the use 
of LSS data. Sakurai et al /91/, Furukawa and Ishiwara /93/, and 
Ryssel 	and 	Hoffman 	/92/ use a density transformation based on the 
projected standard deviation. If 	the thickness 	of passivating 
layer is d 1 and the range straggle of the incident ion in this ma-








EPIC.uses a transformation based on the projected range, as 
used by Antoniadis and Dutton in SUPREM II /11, 97/ and Tielert 
/94/. If the projected range of the incident ion in the masking 




2 d1  
Pi 
The implantation of ions through multilayered structures 
gives rise to recoil or knock-on implantation of ions /95/. If the 
mass of the implanted ions is similar to the mass of the atoms 
comprising the masking layer, a large fraction of the energy of the 
primary projectiles can be transferred to the atoms of the masking 
layer which are themselves implanted into the silicon. Knock-on im-
plantation of silicon and oxygen atoms has been observed to occur 
during high dose arsenic implantation through oxide into the 
source/drain regions of MOS devices. However, experimental results 
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show that the free-carrier mobility is not degraded in those regions 
/86/. 
Sputtering of target atoms occurs for very high implant doses 
(>10 17 ions cm- 2) and low energies (<10 key) /92/, but this effect is 
negligible, in all practical situations in current MOS processes. 
In order to test the accuracy of EPIC in one-dimension, simu-
lation results are compared with Secondary Ion Mass Spectrometry 
(SIMS) data /96, 104/ for typical source/drain implants or umu3  
technologies. In the present study, SIMS analysis was obtained com-
mercially through Loughborough Consultants Ltd. EPIC uses the LSS 
statistics of Gibbons et al /80/ in all cases except for the data 
of range R and standard deviation &R for boron in silicon where 
the values used are those appearing in the program ICECREM /81/. 
Figure 4.1 shows a comparison of LSS data and empirically obtained 
ICECREM data for R and AR for a range of implant energies between 
10 key and 200 keV. Figure 4.2 shows SIMS experimental data for a 
high dose boron implant through an oxide of thickness 8204. 
Dopant concentration is plotted as a function of depth from 
the silicon surface, and the concentration of dopant in the oxide 
layer is not considered. 
SUPREM II fits an exponential tail to the Pearson IV distri- 
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bution which overestimates the extent of ion channeling. Also shown 
are the simulation results of EPIC using both LSS data and ICECREM 
data, of which the latter clearly gives the best agreement with the 
SIMS data. The ICECREM data for boron is therefore also used in 
the 2-I) implantation models in EPIC. 
The SIMS results for a phosphorus implant are shown in figure 
4.3. The use of joined half-Gaussian profiles in SUPREM underesti-
mates both the surface concentration of phosphorus, and the extent 
of the distribution tail. EPIC, in contrast, overestimates the 
surface concentration and slightly overestimates the distribution 
tail. The top of the experimentally measured profile is much 
flatter than is expected from LSS statistics, and this discrepancy 
is attributable to the masking layer of oxide. Both SUPREM and 
EPIC assume that masking layers have no effect on the range strag-
gle, however Monte Carlo calculations of phosphorus implanted at 150 
keV through a 15UUA thick layer of Si0 2 predict a flatter peak re-
gion compared with LSS distributions /98/. 
Figure 4.4 shows a comparison of SIMS results for an arsenic 
implant with the joined half-Gaussian profiles of SUPREM and tIle 
Pearson IV distribution of EPIC. Conversion of the masking oxide 
layer to an equivalent thickness of silicon using the LSS data of 
projected standard deviation in (4.12), or range in (4.13), does not 
adequately model the stopping power of Sit) 2 for As implantation. In 
the present work, LSS statistics for an energy of 80 keV predict a 
(1 
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greater stopping power than is experimentally observed. The same 
effect is evident in the work of Hirao et al /86/ who present SIMS 
results for 180 key As implants, but do not consider any model for 
the stopping of As in Si0 2 . Table 4.1 summarises the results using 
equations (4.12) and (4.13) for both energies. 







energy (keV) eq.(4.12) eq.(4.13) exper- 
imental 
80 705 970 869 530 
180 970 1318 1185 955 
Table 4.1 : Comparison of modelled and experimental equivalent thicknesses 
of Si for As implanted at two different energies 
The values of oxide thickness d 1 were measured using a Nanonietrics 
film thickness computer. 	In each case, the calculated values of 
* 
equivalent silicon thickness d 	overestimate the experimentally 
determined data. 
All the As implants dealt with in this thesis are performed 
at 80 keV, and an empirical stopping power is used for Si0 2 where 
d *= 0.75 d 1 (As only) 
	
(4.14) 
Use of this model gives excellent agreement between EPIC simulation 
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results and SIMS data as shown in figure 4.4, but its accuracy at 
energies other than 	80 keV is uncertain. 
4.2 	THERMAL OXIDATION 
Modern integrated circuit technology relies heavily on ther-
mal oxidation of silicon. In fabrication processes, many high tem-
perature operations are carried out with an oxidising ambient in the 
furnace tube. MOS technologies require high quality oxides which 
must be formed in a controlled and repeatable manner. Silicon diox-
ide is used as a mask against ion implantation or diffusion, and 
also provides dielectric isolation between adjacent devices or 
between different conducting layers such as polysilicon and alurnini-
urn. 
Several techniques are available to form silicon dioxide 
1107/, but the method most often used for processing steps in MOS 
technology is thermal oxidation because it offers good oxide film 
quality and low surface states at the Si-Si0 2 interface 11121. 
Either dry oxygen or water vapour, usually produced by burn-
ing hydrogen in oxygen, can be used to form silicon dioxide through 
the reactions 
Si (solid) + O2_ 	Si02 (solid) 
	
(4.15) 
- 53 - 
Si (solid) + 2H20 -* SIU2 (solid) + 2H2 	 (4.16) 
Reaction (4.15) is often referred to as 'dry' oxidation and (4.16) 
as 'wet' oxidation, and the rate of wet oxidation is substantially 
greater than that of dry oxidation /36,42,110,111/. 
When oxidation occurs, the Si-Si0 2 interface moves into the 
silicon with an accompanying volume expansion. One unit of silicon 
dioxide is produced by a units of silicon where the constant a is 
0.44. The Deal-Grove law /36/ for oxide growth in 1-I) is given by 
x 
0 
 2 + Ax0 = B(t + 	
(4.17) 
where x 0 is the oxide thickness, t is time, and, B and B/A are the 
parabolic and linear rate constants respectively. T is a time 
corresponding to an initial oxide thickness x i and is given by 
(x 1 2 + Ax 1 ) 
B (4.18) 
This model is accurate for oxide thicknesses between 2UOA and 
20,OOO over a temperature range 7000C - 13000C /105-107, 110, 111/. 
Wet oxide growth below 200A is also well modelled by (4.17), but in 
the case of dry 02  an accelerated rate is observed for the first 
200A of oxide growth. 
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The mechanisms of thin oxide growth in dry 02  are as yet unc-
ertain. The initial theory of Blanc /108/ gives good agreement with 
the data of Irene /109/ over the temperature range 780°C to 98U0C. 
However the pressure dependence of the reaction rate is not con-
sistent with the data of Van der Meulen and Ghez /113,114/. Hu 
/115/ presents a general model which reduces to the Deal-Grove law 
and the Blanc law as two special cases, but this theory has not been 
tested experimentally to any great extent. 
Since the minimum gate oxide thickness considered in the 
present simulation activity is 5U0, the details of the thin oxide 
regime can be neglected and the simple Deal-Grove model is suffi-
ciently accurate for engineering purposes. The SUPREM II model for 
thin oxide growth involves multiplication of the linear rate con-
stant B/A by a/ factor of 1U during the first 200A of oxide growth in 
dry 02  /11,97/. 
In most MOS processes, chlorine-containing gases are intro-
duced into the oxidising ambient to improve both the oxide and 
underlying silicon properties. The addition of a few per cent HC1 
to a dry oxidising ambient results in a significantly greater oxida-
tion rate /117/. Conversely, HClgas decreases the oxidation rate 
of wet oxygen /118/, which is apparently due to the reduced H 20 va-
pour pressure. Similar results are observed with the addition of 
trichioroethene (ICE) /119/ to the furnace ambient, but as in the 
case of Nd, the mechanisms of the interface reaction are not fully 
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understood. 
The oxidation reaction rate is very sensitive to the composi-
tion of the oxidising ambient and even trace amounts of H 20, eg 20 
ppm, result in an accelerated rate in dry 02  11201. Consequently in 
a practical situation, it is difficult to predict oxide thickness as 
a function of oxidising time, and for simulation purposes, oxide 
growth parameters must be fitted empirically. 
High concentration levels of dopants enhance 	oxidation 
behaviour 1-121,122/, but the effect is not important for most 
processes because the highly doped source/drain regions of the wafer 
are not usually subjected to an oxidising anneal. 
The field oxidation step of current bulk MOS processes in 
production requires a furnace treatment of many hours at a tempera-
ture of 900 0C to 950°C to grow an oxide layer thickness of around 
one micron at atmospheric pressure. There is therefore great in-
terest in using high pressure systems to accelerate oxide growth 
rates and decrease processing times of wafers /123-125/. High pres-
sures allow the furnace temperature to be reduced so that redistri-
bution of impurities in channel-stop regions between transistors can 
be minimized. 
The use of polycrystalline silicon or 'polysilicon' as a gate 
material in MOS technologies is now standard practice. Thermal oxi- 
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dation of polysilicon layers is used to provide dielectric isolation 
for rnultilayer structures. The grain structure of polysilicon 
results in a non-uniform oxide layer thickness on the surface of the 
polysilicon, and because high doping levels are required for low 
sheet resistances, concentration-enhanced oxidation is observed 
/126/. The oxidation of polysilicon is therefore a complex process 
and no good simulation model exists at the present time. 
4.3 	DIFFUSION 
4.3.1 General Discussion of Diffusion 
High temperature diffusion of impurity species is fundamental 
to the formation of doped regions in silicon wafers. Impurity atoms 
can be introduced into silicon using the following methods 11271: 
diffusion from the vapour of a chemical source, diffusion from a 
doped oxide glass, and diffusion from an ion implanted layer. The 
anneal and drive-in of ion implanted profiles is the most important 
technique for doping the silicon substrate in modern MOS processes. 
It is advantageous to have a fully implanted CMOS process for VLSI 
/128/, but often a gaseous source is used to saturate the polysili-
con layer with phosphorus. Knowledge of the doping profile in the 
polysilicon gate material is required for prediction of the thres-
hold voltage of MOS transistors /129/. 
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The subject of solid state diffusion in single crystals is 
well studied in the literature. A detailed account of atomistic 
diffusion on a microscopic scale is given by several authors,ey Fair 
/42/, Rupprecht /130/, Antoniadis /131/ and Tsai /127/, and so only 
a brief description is necessary here. 
It is believed that both vacancies and self-interstitials are 
intrinsic point defects in silicon. A vacancy is created when a 
silicon atom gains enough energy to migrate to a position between 
planes of lattice atoms in which case the atom is known as a 'self-
interstitial'. Similarly, an impurity atom which does not occupy a 
substitutional site is known as an 'interstitial'. In the past, 
elements which diffuse interstitially have been known as 'fast' 
diffusers and those which diffuse substitutionally via vacancies 
have been referred to as 'slow' diffusers. Research now indicates 
that elements from Groups III and V in the periodic table can mi-
grate using a combination of both vacancy and interstitial mechan-
isms /131, 132/. This microscopic study of diffusion phenomena is 
important for the formulation of macroscopic diffusions laws suit-
able for incorporation into a process simulation program. 
The diffusion coefficient or diffusivity D for crystals in 
-general is a second rank tensor, but since the silicon lattice is 
cubic, D reduces to a scalar and the diffusion process is isotropic 
/133]. At concentration levels below the intrinsic carrier concen-
tration n., the diffusivity 0 is a constant and diffusion is 
described by Fick's law. 	However, at high concentration levels D 
becomes concentration-dependent. In addition, a fraction of the to-
tal dopant concentration becomes inactive and unable to participate 
in the diffusion process. The complexity of high concentration 
diffusion rules out an analytical analysis and instead, a numerical 
treatment is used. 
Thermal oxidation of silicon often occurs simultaneously with 
high temperature diffusion, and gives rise to a flux of impurity 
species across the moving Si-Sb 2 interface, caused by a difference 
in chemical potential across the boundary. Segregation effects for 
boron in particular have important implications for MOS processes. 
Diffusion of impurity species in silicon dioxide is modelled 
in SUPREM, but not in EPIC. The diffusivities of B, P and As in 
Sb 2 are much less than the diffusivities of these elements in Si 
/153/, and in the case of As at concentrations above 5 x lO c111-3 
no diffusion occurs in a dry N2 ambient /154/. An accurate model 
for segregation effects at the Si-S10 2 interface includes diffusion 
within the oxide, however, for most practical purposes migration of 
dopants in the oxide can be neglected. An investigation of the 
validity of this assumption is postponed until chapter 8. 
The above-mentioned effects are included in general diffusion 
models implemented in SUPREM and EPIC as detailed below. 
- 59 - 
cients is used extensively in the field of process modelling, and is 
therefore used as far as possible in the present work. Figure 4.5 
shows anArrhenius plot of the temperature dependence of the intrin-
sic diffusivity I) for boron and arsenic according to SUPREM 197/. 
Figure 4.6 shows the temperature dependence of the intrinsic dif-
fusivity D of P according to both SUPREM /97/ and Hill /137/. The 
data of Hill is obtained using a best fit to measurements of several 
authors, and appears to give better simulation results than the de-
fault SUPREM data for processing steps involving P which are carried 
out at the high temperature of 1200 0C. This intrinsic diffusion 
data is summarised in table 4.2. 
Element D0 (CM 2s1) EA(eV) 
B/97/ 0.555 3.4265 
P/97/ 3.85 3.66 
P/137/ 0.6 3.51 
As/97/ 24.0 4.08 
Table 4.2 : Intrinsic diffusion data for B, P and As 
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Figure 4.5 :Temperature Dependence of Diffusion 
Coefficients for B and As 
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Figure 4.6 : Temperature Dependence of Diffusion 
Coefficient for P 






4.3.3 Oxidation Enhanced Diffusion 
Evidence of oxidation-enhanced diffusion (OED) of impurity 
species during thermal oxidation was first observed in high concen-
tration profiles of boron /145/. This enhanced diffusion effect 
was subsequently found to bear a close relation to the formation of 
oxidation induced stacking faults /41/ which have a detrimental ef-
fect on MOS devices. Further research indicated that OED occurs 
for boron, phosphorus and arsenic /146-149, 152/, where boron is af-
fected most, arsenic least and the behaviour of phosphorus lies 
between these extremes. The following explanation of these effects 
is due to Hu /41/. 
Free silicon atoms are generated during thermal oxidation be-
cause of an incomplete chemical reaction at the Si-S10 2 interface. 
Although the proportion of silicon atoms which do not participate in 
the reaction is only of the order of 1 in 	these atoms may dif- 
fus interstitially into the bulk of the silicon wafer. 	At non- 
planar regions of the Si - S10 2 interface, such as at the bird's 
beak produced by LOCOS in MOS technologies, a regrowth process ex-
ists for excess self-interstitials which form stacking faults in the 
silicon. Non-equilibrium interstitial silicon atoms also increase 
the diffusion of boron which diffuses via a dual mechanism involving 
both interstitials and vacancies. Phosphorus is affected in the 
same way but to a lesser extent, and the migration of arsenic is 
only slightly influenced since this atom diffuses primarily by the 
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vacancy mechanism. 
In a process simulation program, oxidation-enhanced diffusion 
can be modelled by adding a factor 	to the intrinsic diffusivityox 
D to obtain a modified diffusion coefficient 0 	where ox 
D ox 	 ox = D + 	D 	 (4.21) 
Hill /137/ presents the model 
ox = F exp _ E 
i 	 (4.22) T  
where the pre-exponential constant F and activation energy 	E 	 are 
determined empirically. This 	is the model which is implemented in 
SUPREM and EPIC. 	Lin et al 	/135/ use the mode] 
(lx 
F (-) ox 	 (4.23) 
where F and n are empirically determined constants. 
Taniguchi et al /147/ use a synthesis of these two models 
with the addition of an exponentially decaying term in distance 
which models the capture of self-interstitials by lattice vacancies 
in the bulk. In this formulation 
dX n 
	
= F 	exp ( - exp( - 	 (4.24) 
IMME 
where L0 = 25 micron and represents the characteristic diffusion 
length of self-interstitials into the bulk. 
Both (4.23) and (4.24) are functions of the oxide growth rate 
which in turn depends on the furnace ambient, temperature and pres-
sure. 
It has been observed that oxidation-enhanced diffusion of im-
purity species is not isotropic. Experiments have indicated that 
the vertical diffusion length of self-interstitials generated during 
oxidation i's about 25 microns, but the lateral diffusion length is 
only 2 microns /151/. MOS transistors with channel widths of a few 
microns are now being fabricated in the production environment, but 
it is uncertain to what extent this lateral IJEI.) effect influences 
device characteristics. The 2-D analysis for silicon self-
interstitials of Hamasaki /32/ predicts too large a lateral effect. 
This work is improved by Shin and Kim /75/ who have added an annihi-
lation model for excess self-interstitials at the Si-Si0 2 interface 
to explain the experimental observations of Lin et al /151/. Howev-
er a model to accommodate the moving non-planar Si-Si0 2 interface 
during formation of the bird's beak has not yet been formulated. 
The OED parameters used by SUPREM and EPIC according to 
Hill's model through equations (4.21) and (4.22) are summarised in 
table 4.3 and are plotted in figures 4.5 and 4.6. This model con-
siders simply the presence, and not the partial pressure of oxidis- 
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ing ambient in the furnace tube, and OED effects for arsenic are as-
sumed to be negligible. 
Element F (cm 2 s 1 ) E0 (eV) 
B 9.17 x ia_B 1.69 
P 3.08 3.66 
As 0 4.08 
Table 4.3 : OED data /97/ to be used in equation (4.22) 
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4.3.4 Segregation 
During thermal oxidation, a redistribution of dopant species 
occurs on each side of the Si-Sb 2 interface until the chemical po-
tential of the dopants are the same on each side of the interface 
/155, 156/. The equilibrium segregation coefficient k is defined by 
k = NN0x Si - Si0
2 interface (4.25) 
where N ox  and N are the impurity concentration levels on the oxide 
and silicon sides of the interface respectively. The redistribution 
arising from segregation effects depends on the diffusivities in the 
silicon and the oxide, and also the oxide growth rate /155/. It is 
very important to model segregation effects in MUS technology be-
cause device performance is sensitive to changes in impurity concen-
tration at the silicon surface. 
Boron tends to be sucked from the silicon surface during 
thermal oxidation, while phosphorus and arsenic pile up in the sili-
con. The segregation coefficient of boron is a function of crystal 
orientation /157/, ambient composition /158/, and temperature ac-
cording to 
E 
k0 exp(- 	 (4.26) 
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Values of k 0 = 4.52 x 10 	and E  = 0.96 eV give good results 
for (100) silicon in either dry or wet oxidising conditions /11, 97/. 
For phosphorus and arsenic the segregation coefficient is assumed to 
be independent of temperature and takes a value of k = 0.1 /11,97/. 
Figure 4.7 indicates the temperature dependence of k for all three 
elements. This data for segregation is also implemented in EPIC. 
Impurity redistribution during thermal oxidation coupled with 
the impurity flux due to segregation at the moving Si-S1U2 interface 
is a complex problem to solve. Av-Ron et al /159/ describe an 
analytical treatment which allows simulation of the impurity redis-
tribution occurring during the oxidation of a uniformly doped wafer. 
However, this method is not applicable in most practical situations 
in MOS technology since impurity profiles are non-uniform. Huang 
and Welliver /160/ approximate the one-dimensional profile after 
thermal oxidation by adding an empirical correction factor to the 
profile generated assuming inert drive-in conditions. Modifications 
of this work are detailed by Lee et al /162/, but the accuracy of 
this analysis is uncertain in general situations. 
The only reliable way of modelling impurity diffusion and 
segregation is to use a numerical treatment. The work of An-
toniadis et al /161/ forms the basis for SUPREM /11,97/ which uses 
the finite difference method. EPIC also uses the finite difference 
method but extends the simulation capability to two-dimensions. 
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In order to ascertain the accuracy of the oxidation, diffu-
sion and segregation models already described it is necessary to 
compare SUPREM simulation results with experimentally determined im-
purity profiles. 
4.3.5 	Measurement of Doping Profiles by the Deep 
Depletion C-V Method 
The use of differential capacitance-voltage (C-V) measure-
ments to determine impurity doping profiles in semiconductors is 
well established. This technique can be applied to a metallic 
Schottky barrier diode or an abrupt p-n junction where the impurity 
concentration is very high on one side of the junction and low on 
the other side /163-166/. The same analysis can also be used for 
the MOS capacitor /169/, in which case the experimentally measured 
profile provides a check on the accuracy of 1-D process models. 
	
In the method, the MUS capacitor is biased 	into depletion 
and the depletion-layer approximation /168/ is assumed to hold. 
This is equivalent to the assumption of a vanishinyly small L)ebye 
screening length at the depletion edge. In the notation to follow, 
capacitance is denoted C(V) to avoid confusion with chemical concen-
tration of dopant C. By pulsing the silicon into depletion and tak-
iny'a capacitance measurement in a total time less than the minority 
carrier generation time, no inversion region forms at the silicon 
surface. The doping concentration N at the depletion edge is given 
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by /169/ 
-1 
N(w) = 2 [q C I dV ___  {c2() I] 	(4.27) 
where the depletion layer width w is calculated from 
W = cs { C(V) - 	
ox 
	 (4.28) 
In these equations, V is bias voltage, q is the electronic charge 
and E is the permittivity of silicon. 
Expression (4.27) is only valid where the impurity profile does not 
vary appreciably over a distance of a few extrinsic Debye lengths 
/168/, where one extrinsic Debye length L 0 is defined by 
LD = . c-: - 	(4.29) 
and I is absolute temperature. 
Measurement of rapidly varying profiles characteristic of 
implanted ions /167/ requires a correction procedure to achieve 
accurate results /170, 172/. 
The minority carrier lifetime is important for MOS dynamic 
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random-access memory technology since it affects cell refresh time 
/174/. This parameter can be measured simultaneously with the dop-
ing profile using a double sweep technique /173/. As in the present 
work, the top electrode of the capacitor is usually formed by depo-
sition of aluminium or doped polysilicon, however this extra pro-
cessing step is not required if a mercury probe is contacted direct-
ly with the capacitor dielectric /171/. 
In the present work, capacitance readings are taken and sub-
sequently processed numerically using the Hewlett-Packard 4061 Au-
tomatic Data Acquisition System. The silicon is repeatedly pulsed 
from a voltage V in accumulation to a measurement voltage V,acc 
after which a 'settle-in' time ensures steady state conditions be-
fore the capacitance measurement is taken, as in figure 4.8. Dif-
ferential capacitance methods are sensitive to noise and the doping 
profile is calculated from an average over five voltage scans. Fig-
ures 4.9-4.11 show experimental results for the active regions of 
three PMOS transistors each having a different level of n-type dop-
ing. Also shown are SUPREM simulation results using both the de-
fault SUPREM model and the model due to Hill for diffusion of phos-
phorus as shown in table 4.2. The doping level in the n-substrate 
region is predominantly due to the furnace conditions of the p-well 
drive-in step performed at 1200 °C and lasting 725 mins. Use of 
Hill's diffusion data /137/ for phosphorus at this temperature 
results in good agreement between simulation results and the experi- 
mental profile at the surface of the silicon. 	The agreement is not 
so good into the silicon bulk, since the measurements are 	af- 
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Figure 4.8 : Timing diagram for deep depletion C-V measurements. 
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fected by stray capacitances and MOS chip capacitances which are not 
part of the gate oxide region. Figures 4.12 and 4.13 show the 
corresponding results for the active regions of two NMOS transistors 
fabricated in wafers with a different level of p-well doping, but 
the same n-type phosphorus profile. Again, Hill's diffusion data 
for phosphorus appears to be more accurate than the data used by 
SUPREM, and is therefore used for diffusion at temperatures greater 
than or equal to 1200 °C in all subsequent simulation examples. 
4.3.6 High Concentration Diffusion 
Fick's law of diffusion is only accurate for low impurity 
concentrations in silicon i.e. nn 1 . The high concentration levels 
typical of source/drain diffused regions in MOS wafers require a 
generalisation of this basic model. A non-uniform doping profile 
gives rise to an internal electric field which enhances ion diffu-
sion /175/. An additional increase in diffusion is caused by in-
teraction of impurity ions with interstitials and vacancies which 
can accept or lose electrons to become electrically charged /176/. 
The concentration of these point defects in a given charge state can 
be determined from statistical thermodynamics /130, 177/. A dif-
fusivity for each charge state can be calculated, but for most prac-
tical purposes it is necessary to consider interaction of impurities 
with only neutral and singly-charged point defects /11,97/. 
It can be shown 1271 that the transport equation for one mm- 
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Figure 4.12 : Comparison of SUPREM and Deep Depletion CV Results 
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purity species can be written as 
- 	
= 	v. ( D*VN ) 	 (4.30) 
where the active or mobile impurity concentration N is some fraction 
of the total or chemical concentration C. 	The effective diffusion 
* 
coefficient I.) is given by 
* 
D 	= hVhFD 	 (4.31) 
where the point defect enhancement factor h V is given by 






and the electric field enhancement factor h  is given by 
= 1 + 	{1 	(.)2 	 (433) 
The constant 6 in (4.32) is the ratio of the diffusivity of impuri-
ties via singly-charged point defects to that via neutral point de-
fects. This parameter is chosen empirically and is different for 
each element, as summarised in table 4.4. 





Table 4.4 	Values of point defect enhancement parameter 6 
for B, P and As/11,97/. 
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Hu and Schmidt /178/ were the first to consider the coupled 
diffusion of two species, boron and arsenic, at high concentration 
levels in the fabrication of a bipolar transistor. Their assumption 
of quasi-neutrality everywhere in the wafer is not justified because 
of the existence of a p-n junction. A correct treatment of this 
problem should involve the simultaneous solution of a transport 
equation for each impurity species, and Poisson's equation for p0-
tential/179/. However, several authors /18, 29, 180, 181/ tacitly 
assume quasi-neutrality in coupled diffusion problems with apparent-
ly good agreement between simulation results and experiment. This 
erroneous idea is not implemented in EPIC or ROMANS II, the program 
of Maldonado et al /20-22/. 
SUPREM II /8, 97/ uses the transport equation 
ac 	 * 
- 	v 2 (D N) 	 (4.34) at 
which only reduces to (4.30) if the term VD*  is negligible. 	This 
form may not be accurate in certain cases but the revised version of 
the program SUPREM III /181/ is reported to use the correct equation 
(4.3U). 
Any model of high concentration diffusion requires an expres-
sion for the intrinsic carrier concentration n 1 . SUPREM uses the 
expression of Morin and Maita /183/ given by 
n 1 2 = np = CT3 exp(- 	 (4.35) 
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where C is a constant and E   is the minimum difference in energy 
between the conduction and valence bands in silicon. However theory 
and measurements have established that the bandgap and therefore in-
trinsic number are functions of temperature and high concentration 
levels /184/, but no reliable data is available for temperatures 
greater than 450°C. Although optical absorption measurements sug- 
gest a value of E  = 1.21 eV /184/, electrical measurements of sem-
iconductor devices at room temperature (300K) suggest a value of 
= 1.12 eV and n 1 = 1.45 x 1U 1U  cm-  /13/. In EPIC, to be consistent 
with room temperature conditions, equation (4.35) is used with EG = 
1.12eV and C = 5.10 x 10 31  cm K 3 , at all temperatures and doping 
levels. 
High concentration levels result in immobile clusters of 
dopants which do not participate in the diffusion process. Because 
the concentration gradient of mobile atoms is small, the field 
enhancement of diffusion is reduced. The details of the physical 
mechanisms responsible for inactive dopants are as yet uncertain, 
but it is believed that at high concentrations the dopant either 
precipitates or forms a compound with silicon /81/. 
A simple model for immobile complexes assumes that all atoms 
are active up to a certain critical concentration value the 
solid solubility limit, beyond which all additional atoms form part 
of a cluster. Figures 4.14 and 4.15 show the temperature dependence 
of the solid solubility of B /182/, P /187/ and As /182/ as used by 
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Figure 4.14 
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SLJPREM. 	Research by Ryssel et al /185, 188/ indicates that the 
solubility limit for 	B Is much lower than originally thought and 
figure 4.14 shows a quadratic polynomial fit to data presented for 
the temperatures of 800 0C, 900°C and 10000C. 
As a test for the high concentration diffusion models, the 
implanted profiles of figures 4.2, 4.3 and 4.4 were subjected to a 
typical source/drain anneal treatment. After loading the furnace 
tube at 900 0C, the wafers are ramped linearly with time to a tem-
perature of 1000 °C over a period of 14 mins. and then maintained at 
ION 0C for 30 mins. Figures 4.17, 4.18 and 4.19 show the SIMS data 
for each diffused implant. Figure 4.17 shows the simulation results 
of SUPREM and also those of EPIC using the solid solubility model of 
Ryssel et al. The immobile peak shown by the SIMS results is not 
predicted by either of these models, indicating that clustering ef-
fects must occur at lower concentration levels. A better fit to the 
experimental data is obtained by using in EPIC a solubility limit of 
8 x 10 	cm- 
3  as shown in figure 4.14 and also multiplying the dif- 
fusion coefficient by a factor of 0.8. 	From figure 4.18, the inac- 
tive boron is modelled at least qualitatively, and the extent of the 
distribution tail should allow a reasonable estimation of 
source/drain junction depth in the PMOS transistor. 
Diffusion of phosphorus in silicon is complex and not clearly 
understood /189/. The implementation of the phenomenological model 
due to Fair and Tsai /140/ in SUPREM is discussed in detail by An- 
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toniadis and Dutton /11/ and so is not reiterated here. Figure 4.18 
shows a comparison of SUPREM and EPIC simulation results with exper-
imental data. Use of the more complicated diffusion model by SUPREM 
does not seem justified, and is therefore not implemented in EPIC. 
EPIC is likely to predict junction depths in phosphorus source/drain 
regions more accurately than SUPREM. 
A more sophisticated model has been developed for the clus-
tering of arsenic. For most practical processing situations, diffu-
sion temperatures are greater than 9U0 0C and anneal times are longer 
than 2U nun, in which case dynamic clustering and declusteriny of 
dopants is not significant /185, 186/. At equilibrium, the total 
impurity concentration C is the sum of atoms on substitutional sites 
N and atoms in clusters to give 
in 
C = N + 	c .w' 	 (4.36) 
C 
where m is the number of atoms in the cluster and C
* 
 characterises 
the concentration value where significant clustering starts /81/. 
Equation (4.36) is sometimes written in the form 
C = N + m keq N 
	
(4.37) 
where keq  the equilibrium clustering coefficient, is given by 
* 1-
keq = (C ) (4.38) 
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Since the clustering relation (4.37) is difficult to imple-
ment numerically, Tielert /94/ uses an empirical fit to this form 
through the expression 
.1 
N = C [1 + 
(. _) a] a 
m 
(4.39) 
where a is an empirically-determined parameter. 	Using this ap- 
proach, figure 4.16 shows a fit to the data of Schwenker et al 
/190/ with Nm  = 2.5 x lU21  cm- 3 and as  0.7. Also shown is a fit to 
the data of Fair and Weber /191/ where N 1 = 1.5 x 1U 2U cni 4 and a= 
1.2. Tielert claims that the results of Schwenker et al should be 
used for diffusion simulation in preference to the data of Fair and 
Weber since Schwenker et al quenched their wafers quickly enough 
after the furnace treatment for the state of clustering not to 
change. 
It is clear from the SIMS results of figure 4.19 that an 
inactive portion of arsenic atoms exists at the silicon surface, and 
so clusteriny begins at a concentration level much lower than that 
claimed by Schwenker et al. 	Figure 4.19 shows EPIC simulation 
results using the data of Fair and Weber. 	Further reduction of the 
solubility limit to N = 1 x 10 ° cni 3 gives a better fit to exper- 
iment, and is the value used for all simulations of arsenic in EPIC. 
It has been suggested that arsenic clusters, despite being 
immobile at high temperature, are electrically charged /186, 192/, 
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in which case the free electron concentration is changed. 	Clusters 
are assumed to have zero net charge in EPIC. 
The comparisons of experimental SIMS data with simulation 
results indicate that physical models for high concentration diffu-
sion require to be refined, particularly for short anneal times. 
However, the models in EPIC give a reasonable estimate of the extent 
of the diffused profiles in the vertical direction in the wafer. 
4.3.7 Diffusion in Polysilicon 
The doping of polysilicon is important for MOS technologies 
since this material is used for the gate electrode. A high but uni-
form doping level is required in this layer to ensure a low sheet 
resistance and therefore low RC time delays in circuits. Dopant 
atoms are introduced into polysilicon by diffusion from a doped ox-
ide source, from a chemical source or by ion implantation. 
The diffusivity in a polysilicori film depends on the grain 
structure, which in turn depends on the deposition temperature, rate 
of deposition and thickness of film /193/. The diffusivity of im-
purities along grain boundaries is observed to be enhanced by a fac-
tor of about 100 compared to that in a single crystal. Arsenic and 
phosphorus segregate in grain boundaries while boron does not /194/. 
The furnace doping of polysilicon does not introduce any impurities 
- 94 - 
into the silicon of the substrate, and so can be treated as an inert 
anneal step by EPIC. 
4.4 	MATERIAL DEPOSITION AND ETCHING 
Epitaxial growth is now becoming important for VLSI CMOS 
technology since this processing technique offers a means to guard 
against latch-up. Near-intrinsic silicon is grown on a heavily 
doped substrate, and thereafter process steps are similar to conven-
tional bulk CMOS. Impurity redistribution occurring during epitax-
ial growth is modelled by SUPREM II /11,97/ and to an improved level 
in SUPREM III /181/. 
Modelling of epitaxial growth is not required for the p-well 
CMOS process under study in this thesis, however this subject is 
discussed, for example, by Reif et al /195, 196/. 
Other processing steps such as chemical vapour deposition 
(CVI.)) /197/ of phosphosilicate glass (PSG), silicon nitride and po-
lysilicon, and deposition of aluminium using electron-beam evapora-
tion or sputtering are all low temperature processes and give rise 
to no impurity distribution. 
Material removal by wet chemical or plasma etching is also 
carried out at low temperature. Changes in boundary position caused 
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by etching are relatively easily accommodated by both 1-i) and 2-0 
simulators. 
4.5 .1-0 SUPREM SIMULATION OF A P-WELL CMOS PROCESS 
Using the process models already described, the SUPREM simu-
lation program can be used to generate the 1-D impurity profiles for 
each of the six important cross sections in the p-well CMOS process 
/51 as shown by figure 4.20. These cross-sections are only 
representative of the true doping profile in regions where complete 
symmetry in the lateral direction can be assumed. Outwith these re-
gions, a 2-0 simulation effort is required to accommodate lateral 
variations in wafer structure. Figures 4.20 to 4.25 show the 1-i) 
doping profiles in each region at the end of the CMOS process flow 
described in chapter 2, using the process parameters of table 4.5. 
The temperature ramps used in the furnace treatments are included in 
this siniulation example, but these are omitted from table 4.5 for 
reasons of brevity. Details of photolithographic stages are also 
not included in the process flow. 
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Figure 4.20 The Six Main Cross-Sections of a 
Bulk P-Well CMOS Process 
n-substrate implant 2.1 x 10 12  cm-2 31 P at 125 keV 
n-substrate drive-in - 110 mins at 1000°C in wet 02 
p-well implant 1.8 x 10 13  cm-2 118+  at 60 keV 
p-well drive-in 800 mins at 1200°C in dry 02 
oxide strip, pad oxide growth, nitride deposition and etch 
p-well field implant 1.1 x 10 13  cm-2 	Bat 35 keV 
field implant drive-in 500 mins at 1025°C in dry 02 
field oxidation (1.25j.im) 1160 mins at 900°C in wet 02 
nitr oxide, nitride, oxide removal 
sacrifical gate oxide growth and removal 
gate oxidation (730) 24 mins at 1050°C in dry 02 
gate oxide anneal 60 mins at 1050°C in N 2 
n-substrate threshold adjust implant 5 x 1015  cm-2 B at 45 
keV 
poly deposition and etch 
poly doping 85 mins at 900°C with POd 3 
n-substrate source/drain implant 5 x 10 15  cm-2 11 B at 35 keV 
p-well source/drain implant 5 x 10 	cm-2 31p  at 85 keV 
source/drain and PSG anneal 30 mins at 1000°C in N 2 
Table 4.5 : CMOS process parameters for SUPREM simulation 
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Figure 4.24 : 	P—WELL FIELD REGION 
wafer c2#19 
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Figure 4.25 
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Figure 4.26 : 	P—WELL ACTIVE REGION 
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CHAPTER FIVE : MOS CAPACITANCE-VOLTAGE CHARACTERISTICS 
5.1 USES AND TYPES OF C-V MEASUREMENTS 
Capacitance-Voltage (C-V) measurements of MUS structures are 
routinely carried out on the semiconductor production line in order 
to monitor the fabrication process /217-219/. Contamination of fur-
nace tubes and malfunction of ion implantation equipment can be di-
agnosed through inspection of C-V data. Since computer-aided 
manufacture (CAM) is now important for the semiconductor industry 
/4/, a computer controlled C-V characterisation system is required 
to store data for later examination and to maximise wafer throughput 
/220/. 
Mobilemetal ions such as Na+  are potentially disastrous for 
MOS processes and such contamination can be detected in oxide layers 
by heating the wafer to a temperature of around 200 0C /220/.. An ap-
plied bias causes the metal ions to migrate at this temperature, and 
if a positive voltage is applied to the gate electrode with respect 
to the substrate, the ions collect at the silicon-silicon dioxide 
interface. Subsequent low or high frequency C-V measurements show 
the existence of such contaminants through a shift in the flat-band 
capacitance CFB.  A simulation of MOS capacitance is required to 
determine CFB  by a comparison of measured C-V data with the ideal 
C-V curve which neglects effects due to interface states and a non-
zero work function difference between the gate material and the sil-
icon substrate. The gate voltage at which the flat-band condition 
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occurs is known as the flat-band voltage VFB,  and any MOS transistor 
model requires this parameter for an accurate determination of 
threshold voltage V1 /6,7,13/. 
The flatbanci voltages of n-channel and p-channel devices in a 
CMOS process are difficult to model from processing information 
since they depend on many factors including impurity concentration 
in the polysilicon gate, surface state density, oxide thickness, 
work function in the silicon bulk, and the impurity concentration at 
the surface of the source/drain regions where, contacts to the 
aluminium are made /224/. Consequently it is probably more accurate 
to determine flat-band capacitance by electrical measurements for 
use in any device simulation. 
Figure 5.1 shows an MOS capacitor structure, where the 
dielectric material on the wafer is usually silicon dioxide, and the 
gate electrode is typically composed of n-type or p-type heavily 
doped polysilicon, or aluminium. 
C-V measurement techniques fall into three main categories: 
low frequency or quasi-static, high frequency and deep depletion. 
Deep depletion C-V measurements can be used to extract the 1-0 dop-
ing profile at the surface of the silicon as already demonstrated in 
Chapter 4. Low frequency C-V measurements, where the minority car -
riers in inversion can follow the applied ac signal, must be carried 
out at frequencies lower than 1U Hz /227/, and metal shielding of 
the sample and connections is required to reduce noise levels /226/. 
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d 	 x0 	 Si02 
Figure 5.1 : MOS capacitor for C-V simulation 
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If a high frequency ac signal is used, the minority carriers 
in the inversion layer respond only slightly to the applied modula-
tion and therefore contribute marginally to the capacitance of the 
silicon /216/. This type of C-V measurement is carried out most 
often, and a frequency of 1 MHz is usually chosen to minimise the 
effect of fast surface states at the Si - Sb 2 interface. While 
only ideal C-V characteristics are given theoretical consideration 
here, non-ideal effects are discussed in detail elsewhere /13, 226/. 
5.2 UNIFORM DOPING PROFILES 
Lindner /214/ was the first to simulate MOS capacitance under 
both low and high frequency bias conditions for a uniformly doped 
semiconductor. Baccarani and Seven /215/ refined the high frequen-
cy model to accommodate minority carrier rearrangement in the inver-
sion layer. Since this analysis involves the solution of an 
integro-differential equation, Brews 12211 has proposed a simplifi-
cation to use for practical purposes where an empirical fit is used 
for the part of the high frequency curve in inversion. In the 
range of doping concentrations of practical interest, this formula 
is accurate to within 1.5% of the more complicated treatment of Bac-
carani and Seven. 
Assuming a uniform p-type doping concentration of N = 1U 15 
cm 3 , a gate oxide thickness of d = 800 and a flat-band voltage 
VFB of OV, figure 5.2 shows the ideal low frequency C-V curve ac-
cording to Lindner /214/, and a comparison of the high frequency C-V 























Figure 5.2 : 	MOS Capacitance-Voltage Models 
N 	1015 cm 3 ; d = 800A ; VFB = OV 
models due to Lindner /214/ and Brews 12211. 	The region of posi- 
tive voltage is expanded in figure 5.3 to clarify the difference 
between the high frequency models, but the separation of the three 
curves in inversion is negligible for most practical purposes. 
5.3 	NON-UNIFORM DOPING PROFILES 
In typical MOS processes, the impurity concentration at the 
surface of the silicon wafer is not constant and capacitance simula-
tions of non-uniform doping profiles are required. Jaeger et a] 
/223/ have proposed an elegant MOS capacitance algorithm for use in 
NMOS technology. These authors consider a temperature range of 50 - 
350K, and also the energy dependence of interface state density. A 
generalisation of this method is necessary to allow simulation of 
CMOS structures, where the electric field in the vertical direction 
may never disappear as in the case of a p-well or n-well. A less 
restrictive boundary condition must be used at the point where the 
simulation mesh terminates in the silicon bulk. This modification 
is implemented in EPCAP (Edinburgh Program for Capacitance of MOS 
Structures), and the case considered by Jaeger et al /223/ is a spe-
cial case of the algorithm now presented. 
The total capacitance C(V) of the MOS structure is given by 
the series combination of the capacitance of the oxide C O3 and the 






















Fiqure 5.3 : 	MOS HF Capacitance—Voltage Models 
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(5.1) 
where 
C0> 	 (5.2) 
All capacitances are assumed to be for unit area, c is the permit-
tivity of silicon and ci is the oxide thickness. 
For convenience the quasi-static capacitance of the silicon 
will be derived first, and the cases of high frequency and deep de-
pletion will be considered in retrospect as was done by Jaeger et al 
/223/. The differential capacitance of the silicon is defined by - 
aQ 
C 	= 	! 	 (5.3) 
S 
where Q5  is the total silicon charge per unit area and V 	 is the 
surface potential. 	Following Nicollian and Brews /226/, the term 
'flat-band' is retained even although the energy bands are not flat 
by virtue of the non-uniform doping in the silicon. In this context 
a reference to 'flat-band' corresponds to the condition of zero 
charge density everywhere in the silicon region of interest. 
As is usual in semiconductor device simulation activity, p0- 
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where E is the Fermi energy, E 1 is the intrinsic energy level and q 
is the modulus of the electronic charge. 
The total charge in the silicon Q is given by 
= 	= 	
p(x) dx 
X O  
where p is the charge density. 
gives 
Go 
Cs 	 dx  
(5.5) 
Substitution of (5.5) in (5.3) 
(5.6) 




7-- c s 
where the charge density is 
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(5.7) 
p(x) = q(p - n + ND + - NA) 	 (5.8) 
Here N0 is the density of ionised donors, NA 	is the density of 
ionised acceptors, and the electron concentration n and hole concen-
tration p are given by 
- 	n = n 	exp (8P) 	 (5.9) 
p = n 1 exp (-8p) 	 (5.10) 




- 	 (5.11) 
The approximation that all donors and acceptors are ionised 
is assumed, and the net concentration of either n-type or p-type 
silicon is represented by N. Equation (5.7) is an elliptic partial 
differential equation subject to boundary conditions 
= 	1ps 	 ; x=0 
	
(5.12) 
- .114 - 
i- 	kT 
(
in 	, donors 
-kT 
in .- , acceptors 
; x = X 	(5.13) 
where, from figure 5.1, the bulk boundary at x = x  is chosen to be 
well outside the region of accumulation or depletion at the surface 
of the silicon. 
Jaeger et al /223/ assume that electric field vanishes in the 
bulk through 
alp - 	- 0 	; 	XX ax - M 
(5.14) 
However this is not true in CMOS structures by virtue of the built-
in potential. The homogeneous Neumann—type boundary condition 
(5.14) corresponds to a special case of the Dirichlet boundary con-
dition (5.13) when the concentration N is invariant in the region of 
X = X. 
The finite difference method is used to solve for potential 
in Poisson's equation (5.7) /222/. Central differences are used to 
approximate the second order derivative term through 
2 	 2 	 2 
- hL(hL + tiR) 	i_l - hLhR + hR(hL + 
h 
R 
 ) 1+1 
(5.15) 
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where 	= P(x 1 ) and the distances h   
and  h   relative to the i'th 
grid node are defined in figure ,5.1. Boundary conditions (5.12) and 
(5.13) are discretised to 
= 	ps 	 (5.16) 
	







k TN(xM) - 	.ln 	, acceptors q 	n1 
(5.17) 
The discretised form of Poisson's equation is written in 
homogeneous form to give 
2h R 
	 2h1 f 	= 	1 
R i-1 - 	+(h + hR) *i+1 
+ 	
Cs 	
[±N + n {exp(-Sip 	- exp(B 1 )}] = 0 
+ donors 
- acceptors 
where a total of (M + 1) grid points are used. Equation (5.18) can 
be written in vector form as 
! () = 0 	
(5.19) 
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where 
= 	[f 1 	f 2 	..............• 	 (5.20) 
I 	[. 	P2 
	
(5.21) 
Equation (5.19) represents a non-linear system of (M - 1) unknowns, 
corresponding to the value of potential at each internal grid point. 
Linearisation is accomplished using Newton's method /78/ where a 
correction vectorp is added to an initial guess for ±. 




af 1 f 1 af 1 
41 42 M-1 




 M-1 M-1 M-1 
M - 1 M-1 
(5.23) 
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fi 
f2 
where the elements of the Jacobian matrix 	are obtained by analyti- 
cal differentiation of (5.18) /223/. 
Convergence is achieved through successive linearisation, and 
the (k+1)th approximation to the solution is obtained from the pre-
vious approximation, the kth, through 
(k+1) 	= +(k) 	 (5.24) 
where 	is the solution of (5.23) at the kth iteration. 	The 
Jacobean matrix is sparse and tridiagonal in nature, so the matrix 
equation at each iteration can easily be solved using a direct tech- 
nique /23/. 	In practice, only a few iterations are necessary for 
the solution to converge to a small limit. 	For Digital Equipment 
Corporation VAX machines, a tolerance limit of 10_ 6  v is suitable. 
Once the steady-state potential solution has been obtained, 
the silicon capacitance C is determined by numerical integration of 
equation (5.6) using Simpson's rule /78/. The grid points used for 
the integration are chosen to be identical to those used in the fin-
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Now 	p/3 	is obtained by differentation of (5.8) analytically, 
however a first order perturbation approach is required to evaluate 
for each i. The surface potential iPs is perturbed by an in-
finitesimal amount di 5 , and the resulting change in potential at 
all other node points is represented by the unknown vector dip  
Equation (5.22) is essentially a first order Taylor expansion, 
which, in the limit II + 0, can be written in differential form 
as 




1p s (5.26) 
+  
where 
aff1 af2 	 Df M-1 T  
ITTS 
= 	
....... aj5 : 
	 ( 5.27) 
and 
3P2 	 'M-1 T 	 (5.28) 
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The components of the vector (5.28) are precisely those re-
quired for numerical integration in (5.25). The entries of the 
Jacobian matrix J are evaluated analytically as before, and the com-
ponents of vector (5.27) are evaluated from the perturbed form of 
equation (5.18). 	Since f 1 is the only difference equation involv- 
ing * 0 = 
	the partial derivative of f 1 is the only non-zero com- 
ponent. In detail, 
af 1 - 	
(hL + 11 R' 
 
alp 
s 	1 o 	 ; (5.29) 
Following solution of the matrix equation •(5.26), the silicon 
capacitance is evaluated from (5.6) and then substituted in (5.1) to 
give the total low frequency or quasi-static capacitance of the MOS 
structure. 
To simulate high frequency C-V characteristics, Poisson's 
equation is solved as before, but for the calculation of capacitance 
the minority carriers are omitted from the charge density in (5.18). 
For pulsed or deep-depletion C-V simulation, it is necessary to re-
move the minority carrier terms from both Poisson's equation in the 
solution for potential and the subsequent calculation of capacitance 
/223/. 
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5.4 	EPCAP SIMULATION RESULTS AND DETERMINATION OF 
FLATBAND VOLTAGE 
The so-called 'flat-band' condition occurs when a state of 
zero charge density occurs in the silicon. 	Assuming quasi- 










While this assumption is directly applicable to all typical 
p-well CMOS impurity profiles, this is not possible in the n-
substrate region by virtue of the p-type surface implant as shown in 
figure 4.23. When a p-n junction exists close to the silicon sur-
face, the depletion region precludes use of the quasi-neutrality ap-
proximation. 
It is well known in the semiconductor industry that implanted 
samples of silicon like this show a curious dip in the high frequen-
cy curve at the onset of inversion. This phenomenon provides an 
easy test on the production line to determine whether a wafer has 
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been implanted or not. 	Fang /225/ discusses this 	observation, and 
the effect 	of a 	surface implant on the threshold voltage of the 
PMUSFET. However, no capacitance model of such devices exists at the 
present time. 
P-channel MOSFET's with threshold voltages in the range -1.OV 
to -0.5V can be fabricated as part of a p-well CMOS process with no 
threshold adjust implant provided that heavily p-type doped (P+) p0-
lysilicon is used for the gate material. For such a process, equa-
tion (5.30) can be applied to both the n-substrate and p-well re-
gions. 
Figure 5.4 shows the non-uniform n-type doping profile 
characteristic of the active region of a p-channel MOSFET with a P+ 
polysilicon gate and a gate oxide thickness of 840L A comparison 
of EPCAP simulation results for an ideal MOS capacitor with this 
doping profile in the silicon substrate and measured high frequency 
(1 MHz) data from the real capacitor is shown in figure 5.5. The 
measured and simulated values of minimum capacitance in the inver-
sion region are reasonably consistent. The displacement of the 
graphs along the voltage axis corresponds to the flat-band voltage 
VFB of the real MOS capacitor. This parameter should be measured at 
the flat-band capacitance CFB  as shown in the diagram. In this 
particular case CFB = 32.2 nF cni 2 and V = 1.OV. Also plottedFb 
are the simulation results for low frequency (quasi-static) and deep 
depletion cases. 
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Figure 5.4 	Impurity Doping Profile wafer ci#7 
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Figure 5.5 : 	C—V Characteristics wafer c1#7 
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Figure 5.6 shows a typical p-well profile ana the measured 
and simulated C-V characteristics are shown in figure 5.7. The 
agreement between the high frequency curves in the inversion region 
is very good, and it is found that CFB = 35.6 nF cm-2  and VFB = 
-1.5V. 
The MOS capacitance simulations provide an additional check 
on the accuracy of the 1-D process simulations, and the method al-
lows determination of flat-band capacitance for MOS device simula-
tion purposes. 
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Figure 5.6 : Impurity Doping Profile wafer c1#7 
N+ poly-Si/  gate oxide! p-well 
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Figure 5.7 : c-v Characteristics Wafer cl#7 
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CHAPTER SIX : ANALYTICAL PROCESS MODELS 
6.1 	THE REDISTRIBUTION OF IMPURITIES NEAR MASK EDGES 
6.1.1 Review of 2-D Analytical Process Models 
Simulation of ion implantation of impurity species and subse- 
quent 	redistribution due to diffusion at high temperatures is well 
established for the one-dimensional case /13,52/. 	While one- 
dimensional process models continue to be important for the vertical 
direction, the snail size of MOS devices now fabricated means that 
lateral effects must also be considered. Two-dimensional (2-U) and 
three-dimensional (3-D) models are required to simulate 	VLSI 
processes. 	Analytical models are particularly useful because they 
allow impurity doping profiles to be specified in closed form for 
fast execution speeds in a computer, program. 
Analytical solution of the diffusion equation requires the 
assumption 	of a constant diffusivity U in order that well- 
established solution techniques /56/ can be used. 	Diffusion is in- 
dependent of dopant concentration N provided N < fl 1 , where n 1 is the 
intrinsic carrier concentration. The enhancement of diffusion at 
higher concentration levels due to the existence of defects and a 
local electric field has already been discussed in chapter 4. How-
ever, at very high concentration levels typical of source/drain re- 
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gions, impurity clustering reduces the local electric field, and so 
a simple-minded analytical treatment assuming no diffusion enhance-
ment is found to be more accurate than is initially expected. In 
addition, approximate simulation results are useful before a full 
numerical treatment is undertaken to accommodate a concentration-
dependent diffusivity as discussed in Chapter 7. 
Kennedy and O'Brien /57/ consider the diffusion of impurities 
under mask edges during the fabrication of planar p-n junctions. 
They deal with two cases: in the first, a constant impurity atom 
concentration is maintained at the surface, and in the second, the 
total numberof atoms involved in the diffusion process is fixed. 
Modern MOS processes make full use of ion implantation and so 
require simulations of the redistribution of Gaussian implanted pro-
files. Krusius et al /58/ apply analytical models to diffused re-
gions in a metal-semiconductor field effect transistor (MESFET). 
However, their method suffers from the disadvantage that a linearly 
varying mask edge must be approximated by a 'staircase' function, 
and contributions from many steps must be summed to obtain an ade-
quate representation of the final profile. 
The model presented here clarifies the work of Lee and Dutton 
/15/ but considers a more general masking layer structure. Figure 
6.1 shows the geometry considered by these authors. Ion implanta-
tion is performed into bare silicon on the left side of the simula-
tion area and the right side is masked by a material layer whose 




Figure 6.1 	Mask geometry considered by Lee and Dutton /15/. 
ion implantation 
x 
Figure 6.2 : Mask geometry considered by EPIC. 
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thickness is a linear function of the lateral distance z. 	The 
stopping power of the masking material is assumed to be the same as 
that for silicon. 	Figure 6.2 shows the structure accommodated by 
the new model implemented in EPIC. 	In a practical situation layers 
1 and 2 could be silicon dioxide and silicon nitride respectively. 
This case arises at the field implantation step prior to field oxi-
dation and is discussed in Chapter 8. In the example to follow, 
layer 1 is silicon dioxide and layer 2 is polysilicon which masks 
the active device region of the MOS transistor from the source/drain 
implant. The shape of the mask edge is important for VLSI devices 
since lateral extension of the dopant under the polysilicon gate in-
fluences the effective channel length of the MOS transistor. A dif-
ferent thickness of oxide is assumed on each half of the simulation 
area because when the material of layer 2 is etched to define the 
open regions, a small amount of layer 1 can be removed in the left 
half due to a non-infinite etch selectivity between the two materi-
als. 'Over-etching' occurs because the etch time is usually extend-
ed to allow an adequate safety margin. Incomplete material removal 
in the open regions can have disastrous consequences for device 
operation. 
6.1.2 Ion Implantation at a Non-Vertical Mask Edge 
Following Furukawa et al /53/ the probability f that an ion 
impinging on a target at point (,n,y) will come to rest at a point 
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(x, y, z) is given by 
	
f(x,y,z) - 	1 	 exp[- (x - 
) 2 	(y 	n)2 - ( z - - 3/ 
(2r) 2 AR 	 YZ 	 2R 2 	2ty 2 	2Z 2 
(6.1) 
where R is the projected range of the ion in silicon, AR is the 
projected standard deviation, and AY and AZ are the lateral stan-
dard deviations which are identical assuming isotropy. Furukawa et 
al /53/ assume a vertical mask edge, but Runge generalises the 
analysis to deal with arbitrarily shaped mask profiles /54/. 
The oxide layer is converted to equivalent thicknesses of 
silicon in each side, d L * and d   in the left and right halves 
respectively, according to 
* 	R 
d P. 	d L R1 (6.2) 
dR* = 
	
dR 	 (6.3) 
where R 1 is the projected range of the implanted ion in layer 1. 
Similarly the mask angle e scales to an effective angle 9 defined by 
m = tan 
R 
= 	tan  
r\p2 (6.4) 
where R 2 is the projected range in layer 2. 
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The surface of the effective layer of silicon dm* is there-










In the formulation due to Runge /54/ the implanted distribu-
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where Q is the ion dose and 6 is the Dirac delta function /55/. 
Equation (6.6) becomes 
CO 
* 
I(x,z) = 'max 	_f- exp [ 	
(x — dm  (1) — R)2 	
2 
(z — 







d [T AR 	 {1 + erf _R, 
v"2- A R 
(6.8) 
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which is the maximum concentration well to the left of the mask edge 
i.e. z <<0. 
Evaluation of (6.7) gives the final implanted profile as 
1(x,z) 	I 	(x,z) + 1R (x,z) 	 (6.9) 
where 
* 





= 2 exp [ - 	2 










ztR 2 - a (x + d 
[1 + erf E- P 	m 	R 	
R )Z 2 
z (6.11) 
The constant D is given by 
Do = LR2 + cxm2 Z2 
	
(6.12) 
The reason for splitting the implanted d 
parts is that 
'L 
 corresponds to the ions due to 
and infinite mask thickness on the right side 
domain, and I is the contribution due to the 
the mask on the right side but with an infinite 
material in the left half. This becomes clear 
low. 
stribution into two 
a vertical mask edge 
of the simulation 
wedge-shaped part of 
thickness of masking 
in the plots to fol- 
- 	
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Ion Implantation Parameters 
element : boron 
dose 	5 x 10 15cm 3 
energy 	: 70 keV 
layer 1 material : silicon dioxide 
d  = 200A 
d  = 300A 
layer 2 material polysilicon 
mask angle 0 = 60 0 
Diffusion Parameters 
temperature T = 1000°C 
diffusivity D = 9.09 x 10 	pm2 min - ' 
time 	t = 30 mins 
Table 6.1 : Ion Implantation and Diffusion Parameters 
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a 1 x 1013  cm-, 
b 1 x 10 14  CM- 3 
c 1 x 10 15  CM- 3 
d 1 x 10 16  CM- 3 
e 1 x 10 17  CM- 3 
f 1 x 10 18  CM- 3 
g 1 x 10 19  CM- 3 
h 2.5 x iO' cm-1 
I 5 x 10's CM-3 
j 7.5 x 1019 CM-3 
k 1 x 1020 cm3 
1 1.25 x 1020 CM-3 
m 1.5 x 1020  cm-' 
n 1.75 x 1020 CM-3 
o 2 x 1020 CM-3 
p 2.25 x 1020 CM-3 
q 2.5 x 1020  cm- 3 
r 2.75 x 1020 cm 3 . 
S 3 x 10 20  CM- 3 
Table 6.2 : Key to equidensity contour values for figures 6.3, 6.5, 
6.7, 6.9, 6.11 and 6.13. 











Figure 6.3 	Implanted profile IL(xIz)  at vertical mask edge. 












log concentration (cm-3) 
Figure 6.4 : Implanted profile I (x,z) at vertical 
mask edge. 	L 
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z(iim) 
x(im) 
Figure 6.5 	Implanted profile IR(X1Z) at wedge-shaped mask 
opening. 













Figure 6.6: Implanted profile IR(x,z)  at wedge-shaped mask 
opening. 	 - 
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z(im) 
x(pm) 
Figure 6.7 : Implanted profile I(x,z) at sloping mask edge. 
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log concentration (CM-3 ) 
Figure 6.8 : Implanted profile I(x,z) at sloping mask edge. 
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An example of the effect of a sloping mask edge is now 
presented using the ion implantation parameters of table 6.1. Fig-
ure 6.3 shows a 2-0 equidensity contour plot of the implanted pro-
file I due to a vertical mask edge. The key to the contour values 
is shown in table 6.2. A surface plot of the same profile is shown 
in figure 6.4. The profile 
'R 
 due to the ions reaching the silicon 
through the wedge-shaped part of the mask is shown in figures 6.5 
and 6.6. The total implanted profile I is given by the sum of the 
distributions in figures 6.3 and 6.5 and is shown in figures 6.7 and 
6.8. On comparing figures 6.3 and 6.7, it is clear that the sloping 
mask edge allows the implanted ions to scatter further under the 
mask edge. 
After the ions are implanted they are subjected to a high 
temperature anneal. 
6.1.3 Diffusion Under a Non-Vertical Mask Edge 
The redistribution of the implanted impurity profile due to 
diffusion at high temperature in a furnace tube is described by 
Fick's Law of diffusion in two dimensions i.e. 
3N 	32  N 	B2  N 
if = + 
(6.13) 
which is subject to a reflecting boundary at the silicon surface x = 
0. 	The solution of (6.13) for a unit contribution of impurities at 
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the point (X',Z') is 
AN 	_____ 	
(x - X')2 	 (x + 




exp 1 (24Dt  
which is the Green's function solution of this initial-boundary 
value problem. The implanted profile becomes the initial condition 
over which (6.14) is integrated to give the diffused profile N as 
cc 	 cc 
N(x,z,t) = N 	
+R 
 dx' dz' 	(6.15) 
or 
N(x,z,t) = N1(x,z,t) + NR(x,z,t) 	 (6.16) 
Hence N is composed of two components, N   
and  NR,  which correspond 
to the independent diffusion of the implanted components 
'L 
 and 
respectively. These are given by 
'max 	R - 	[ cz(x,t) + c(-x, t)]. 
NL (x,z,t) - 4 /2Dt +R 2 
erfc i: v'4Dt 
+ 2 2Z2 	
(6.17) 
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NR (x,z,t) = I 
4/iT DD 1 t 
CD 
J [ 	 (X_  X')2 	 (x+x')2 exp {- 4Dt 	} + exp {- 	4Dt 





mZ + xl + 	- R 
)2 	 cx 
) erfc _
m (x' + dR - R)D2 - zD0 	




* 	 * 
- (x + d1 - R) 2 	 +rx 
_ 	
d L - c2(x,t) 
= exp - 4Dt (1 + r) 
[1 + erf { R ] 	(6.19)
/2(1 + r) 
AR 
2 
r = 2D 	
(6.20) 
= Do + 2m2Dt 	 (6.21) 




In the paper due to Lee and Dutton /15/, equation 9is incorrect and 
should be replaced by (6.18) above. The integral in equation (6.18) 
is evaluated using Simpson's rule /78/ in EPIC. An example of dif-
fusion using this model is presented using the parameters of table 
6.1. Figures 6.9 and 6.10 show a contour plot and surface plot of 
the profile N   due to . a vertical mask edge. Figures 6.11 and 6.12 
show the profile NR  due to a wedge-shaped mask and figures 6.13 and 
6.14 depict the final diffused profile N obtained by sunuuing the 
distributions of figures 6.9 and 6.11. The lateral extension of the 
profile under the mask edge is greater in figure 6.13 for a sloping 
mask edge compared to figure 6.9 for a vertical mask edge. because 
the shape of the mask influences the lateral distribution of 

















Figure 6.9 : Diffused profile NL(x,z) at vertical mask edge. 












log concentration (cm-3) 
Figure 6.10 : Diffused profile N1 (x,z) at vertical mask edge. 




Figure 6.11 : Diffused profile NR(x,z)  at wedge-shaped mask 
opening. 
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Figure 6.12 : Diffused profile NR(x,z)  at wedge-shaped mask 
opening. 

















Figure 6.13 : Diffused profile N(x,z) at sloping mask edge. 












log concentration (cm-3 ) 
Figure 6.14 : Diffused profile N(x,z) at sloping mask edge. 
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dopants, a greater degree of control is required on photolithograph-
ic and etching stages in VLSI fabrication processes. 
6.1.4 2-D Nature of a Diffused P-Well 
One aspect of present day bulk CMOS technology which is 
wasteful of wafer area is the lateral diffusion of the p-well. It 
is important to determine the offset AL w  between the mask edge and 
the final position of the p-n junction between the p-well and the 
n-substrate. Knowledge of AL w  aids estimation of important design 
rules for a CMOS process, for example, the minimum spacing between 
NMOS and PMOS transistors. Each transistor must be placed far 
enough away from the p-n junction to avoid a reduction in the 
modulus of the threshold voltage caused by the compensating effect 
of the boron and phosphorus dopants in this region of the wafer. In 
VLSI processes a larger minimum separation of NMOS and PMOS devices 
may be appropriate to avoid the parasitic bipolar action known as 
'latch-up' /65-68/. 
If the segregation effects of the boron at the surface of the 
silicon wafer are neglected, the analytical model of this chapter 
can be applied to determine the parameter AL w. The n-substrate re-
gion is modelled using the SUPREM results of figure 4.21 since no 
variation of phosphorus concentration exists in the lateral direc-
tions. To this profile, EPIC adds the 2-0 boron distribution con-
stituting a p-well using the process parameters of Table 6.3. 
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implant 	element : boron 
dose Q : 1.8 x 1U 
13  cm-2 
energy E : 60 keV 
drive-in 	temperature I : 1200 °C 
time t : 725 inins 
ambient : inert 
Table 6.3 : Process parameters for p-well formation 
Subsequent process steps use short times and/or low temperatures 
compared to the p-well drive-in stage, and so give rise to a negli-
gible amount of impurity redistribution in the bulk. Figures 6.15 
and 6.16 show contour and surface representations of the net impuri-
ty profile. The parameter characteristic of the lateral extension 
of the p-well is found to be AL = 4.9 micron, and should be ac-
counted for in the 'sizing' procedure prior to maskmaking. It is 
interesting to note from figure 6.15 that the lateral extension of 
the p-well in the bulk is greater than that at the silicon surface. 
This is caused by the increase in phosphorus concentration towards 
the surface of the wafer. 















a 	p-n junction j I x 10 cm 3 (p) 
b 1 x 1014 cm- '(n) k 3 x 10" cm- ' (p) 
c 	3 x 1014  cm- '(n) 1 1 x 10 15 cm 3 (p) 
d 4 x 10' cm- 3 (n) m 3 x 1015  cm- ' (p) 
e 	6 x 10 1 ' cm(n) - 	 n 6 x 1015  cm- ' (p) 
f 9 x 101' CM-3  (n) 0 1 x 1016 CM-3 (p) 
g 	2 x 10 15  CM-3 (n) p • 2 x 1016 CM-3 (p) 
h 4 x 1015 CM-3  (n) q 3 x 1016  cm- ' (p) 
1 	6 x iO' CM-3  (n) r 4 x 1016 CM-3 (p) 
Figure 6.15 	2-0 simulation of p-well diffusion. 
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Figure 6.16 : 	2-D simulation of p-well simulation 
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6.2 	TEMPERATURE MODELLING FOR TRANSIENT ANNEALING 
6.2.1 Uses of Transient Annealing in MOS Processing 
Research activity into the transient annealing of silicon has 
increased markedly in recent years because heat sources such as 
lasers, electron beams and arc discharge lamps offer several advan-
tages over conventional high temperature furnace treatments /60, 
62/. The source/drain regions of MOS wafers receive high dose im-
plants of the order of 1o 16  ions per cm2 . The implanted ions cause 
considerable lattice damage in the surface of the silicon wafer, and 
consequently some form of heat treatment is required to repair the 
disorder and activate the implanted species. 	Furnace annealing 
causes significant redistribution of impurity species at high tem- 
perature, as has already been discussed in Chapter 4. 	High p-n 	- 
junction depths in MOS devices give rise to short channel effects 
/69-71/, and lateral diffusion under the polysilicon gate reduces 
the effective channel length and increases parasitic gate/drain and 
gate/source capacitance. 
Transient annealing, however, offers reduced impurity redis-
tribution after ion implantation, a high degree of impurity activa-
tion, and low contact resistances /73/. The fraction of dopants 
which can take up substitutional sites in the silicon lattice is not 
limited by the solid solubility limit occurring in conventional fur-
nace operations /60, 62/. In addition electron beams can be used to 
recrystallise and improve conductivity of polycrystalline films /62, 
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77/ or form refractory metal suicides 1721. Since the properties 
of a semiconducting material are critically dependent on the tem-
perature of the anneal, it is important to model heat transport and 
hence optimise annealing parameters as shown by Buttar et al /76/. 
6.2.2 Review of Temperature Models for Electron-Beani Annealing 
Energy is coupled from the electrons of the beam to the sili-
con lattice by way of either nuclear or electronic collisions /61/. 
Nuclear collisions are essentially elastic and merely change the 
direction of the electron. Electronic collisions are inelastic and 
gradually slow down the beam electrons due to the absorption of en-
ergy for both static excitations and secondary electrons. In addi-
tion, a proportion of the electrons are backscattered /61/. Monte 
Carlo studies of electron paths in the silicon indicate that energy 
equidensity surfaces form tear-drop shapes /64/. In a practical 
situation, beam energies must be kept below about 30 key to avoid 
damage in material layers, eg. silicon dioxide, below the one to be 
annealed /73/. In this case, most of the beam energy is deposited 
within the first micron of silicon at the wafer surface /64/. Ex-
isting temperature models /83, 64/ assume that all the beam energy 
is deposited at the surface, and, since both the number and energy 
of backscattered electrons, and also radiation losses are difficult 
to model quantitatively /61/, all the energy impinging on the sill-
con is assumed to remain there. The thermal diffusivity of silicon 
is found to vary with temperature /59/, but is approximated by a 
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constant to simplify the analysis. 	In using these approximations, 
analytical temperature models provide an initial estimate for the 
annealing parameters, such as beam energy, radius, scan speed, etc. 
required to achieve a given temperature at the front surface of a 
bare silicon wafer. 
Pittaway /63/ treats the case of a Gaussian electron beam 
scanning across a thin foil and a semi-infinite target. Neukermans 
and Superstein /64/ extend this model to include volume heating ef-
fects for a stationary Gaussian beam impinging on a silicon slice of 
finite thickness. Buttar et al /76/ extend the analysis to the case 
of a scanning electron beam as described below, and the model is 
used to determine scan pitch for a practical electron-beam annealing 
system /77/. 
6.2.3 Temperature Model fora Scanning Electron-Beam 
As in the case of impurity diffusion, heat transport is 
described by Fick's Law in the form 
aT - 	
cxV 2 T 	 (6.23) 
where T is temperature, t is time and a is the thermal diffusivity, 
taken to be 1.37 x 10 rn 2 s which is appropriate for a tempera-
ture of 1UO0 0C /59/. 
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The distribution of power E in a beam of total power E0 and 
radius (standard deviation) s 0 as a function of radial distance s 
from the centre of the beam is given by 




F 	- 	.0 
0 
- 	 ( 6.25) 
0 
Extending the work of Pittaway /63/ and Neukermans and Saperstein 
/64/, the temperature rise induced in the silicon by a scanning beam 
is ti 
F.s2 	/2 	r 
T(x,y,z;t 1 , t2) = 	0 I dt iT 
j 	
(t2 - t) l"2 {s 2 + 4a(t2 	t)} 
t=o 
x 2 	 ___ 
4c(t2 - t) 	
+ exp _ (x - 2d)2 	
(y - vt 2 ) 2 + z 2 
[exp {- 
4cx(t2 -t) ] exp {- S 2 
0 
+ 4cz(t 2 - t) 
Ox(d, —ooy(oc,_oozoo; t1Q,t2t1 	 (6.26) 
The co-ordinate system is defined in figure 6.17, where x, y and z 
refer to position in a wafer of thickness d and infinite extent in 
the y and z-directions. The beam heats the wafer from time t = 0 to 
t = t 1 , and is scanned in the y-direction with speed v. The beam 
is turned off at t = t 1 and the silicon is allowed to cool until t = 
t 2 . When no cooling occurs ie t 2 = t 1 , the integral of (6.26) is 
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y 
x 
Figure 6.17 : Co-ordinate system for temperature modelling during 
electron-beam anneal. 
- 160 - 
'improper' /78/ and requires the change of variable 
1/ 
= (t 2 - t) 2 	 (6.27) 
to allow the use of Simpson's rule on the result (6.28). 
1, 
t 2 2 
2FS 2 = 0 0 a '2 J 	d1 T(x,y,z;t1 , t) K 	(•;). 2 +4cty 2 ) 
(t2-t1) 2 
____ 	
- (x-2d 	 _____________ [exp {- 4ayZ } + exp { 	4czy2 }] exp [ - {y - 
v(t 2 - y2)} 2 + 2 
5o242 
 
O<x<d, _oo(yco,  —ooz(co; t4O, t 2 >,t 1 	 (6.28.) 
This model neglects residual heating effects due to previous scans. 
6.2.4 Application to Determine Scan Pitch 
In a practical annealing system /77/, it is useful to know 
the approximate positions for the controls before the beam is ap-
plied to the sample. 
Knowledge of the peak temperature and also the lateral extent 
of the temperature distribution at the silicon surface is required 
to ensure a uniform anneal in a raster scan system. A general model 
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for activation of impurity species during a non-equilibrium tran-
sient heat treatment has never been formulated. A simple criterion 
is therefore adopted whereby all points in the silicon which attain 
a temperature of 1000 °C or greater are assumed to be annealed. As 
an example, table 6.4 shows a set of typical scanning electron-beam 
parameters /76/. 
wafer thickness d = 
beam energy E0 = 23W 
beam radius S 0 = 250Mm 
scan speed v = 	1 cm s 1 
chuck temperature Tc = 4000 C 
Table 6.4 	Typical scanning electron-beam parameters. 
The wafer is held on a heated chuck and is assumed to be at a 
uniform temperature 
T 
  before the anneal begins. Figures 6.18 and 
6.19 show contour and surface plots respectively of the temperature 
T at the surface of the wafer after time t = is, when steady state 
conditions have been reached with respect to the frame of reference 
of the beam. Using the anneal criterion defined above, a strip of 
width W  = 5OUjim is annealed. To ensure uniformity of the anneal, 
a scan pitch, or distance between adjacent scans, of less than W  
must be used. 
The local heating effect at the beam centre relaxes quickly 
when the beam is turned off. 	Figures 6.20 and 6.21 show plots of 
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Figure 6.18 : Temperature distribution at the surface of 
the wafer during a transient anneal. 
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Figure 6.19 : Temperature distribution at the surface 
of the wafer during a transient anneal. 
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Figure 6.20 : Temperature distribution at the surface of the wafer 
10 ms after beam turned off 













Figure 6.21 	Temperature distribution at the surface of the 
wafer 10 ms after beam turned off. 
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the temperature distribution at the wafer surface after a cooling' 
time of 10 ms ie t 1 = Is and t2 = 1.01s. 	In this short time, the 
peak temperature drops by more than 600°C. 
Despite the use of many simplifying approximations, this teni-
perature model determines the 3-D temperature distribution in sili-
con at least qualitatively, and is a useful tool for the development 
of experimental electron-beam annealing systems /76,77/. 
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CHAPTER SEVEN : 2-D SIMULATION OF HIIiH CONCENTRATION PROFILES 
7.1 OFFSETS WHICH INFLUENCE EFFECTIVE CHANNEL LENGTH 
A photolithographic step is used to define the polysilicon 
layer after deposition and doping. A high degree of control is im-
perative for the patterning of polysilicon tracks, because, as well 
as providing an interconnect level on the wafer, this layer defines 
the channel length of the MOS transistor. However, the final effec-
tive channel length is offset from the mask dimension and must be 
compensated in a procedure known as 'sizing' before niaskmaking. 
Figure 7.1 illustrates the cause of this offset in a practical si-
tuation. Photolithography and etching results in an offset AL mk 
between the mask dimension and polysilicon track width. The 
source/drain implant is self-aligned to the polysilicon gate, 
although a small amount of lateral scattering occurs. When the 
source/drain regions and the phosphosilicate glass are annealed, the 
implanted regions diffuse both vertically and laterally in the sili-
con. The overall offset ALmk  between the mask dimension Lmk  and 







Alternatively, in terms of successive offsets 
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Figure 7.1 : Process offsets which influence Leff* 
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AL 	= tLmkp + Lp 
	 (7.2) 
It is shown later that the offsetALmk can be determined from 
electrical measurements of transistor characteristics, however in 
order to predict the magnitude of this offset, a 2-D process simula-
tor capable of modelling high concentration profiles is required. 
Simulation results for the NMOS and PMOS transistors of a p-well 
CMOS process are presented below. The ion implantation model uses a 
Pearson IV distribution for the vertical profile of both 
source/drain implants and threshold adjust implants in the gate re-
gions.. While the threshold adjust implant is characterised by low 
concentrations and can therefore diffuse according to Fick's law, 
the source/drain regions are doped to high concentration levels and 
exhibit non-linear diffusion due to several effects as discussed in 
Chapter 4. From considerations of symmetry, it is only necessary to 
model impurity redistribution at one edge of the polysilicon gate. 
7.2 	CURRENT STATUS OF 2-D HIGH CONCENTRATION PROFILE 
MODELLING 
In order to define the initial condition for a model of 
source/drain diffusion, a 2-D implanted ion profile must be generat-
ed. The analytical model of chapter 6 assumes a Gaussian profile in 
the vertical direction however in order to accurately predict the 
position of the source/drain junction depth it is necessary to model 
the channelling tail of the distribution. A Pearson IV profile is 
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used for the vertical direction into the wafer coupled with a Gaus-
sian probability distribution in the lateral direction. Such im-
planted distributions can be generated in a simulation program rela-
tively easily, however, subsequent redistribution of impurities at 
high •concentration levels exhibits a high degree of non-linearity 
and only a fully numerical treatment can give accurate results. 
The program RECIPE /198/ uses Pearson IV implanted profiles 
for boron and joined half-Gaussian profiles for arsenic and phos-
phorus as in SUPREM. Diffusion is modelled using what the authors 
describe as an 'incremental' technique, the mathematical details of 
which are not presented. This program has been used to determine 
the effective channel length of NMOS transistors, but the accuracy 
of this method appears to be suspect. 
The finite element method offers the advantage of a non-
uniform mesh and examples of high concentration diffusion have been 
shown for NMOS technology /199/ and n-well CMOS /17/. 
The finite difference method has been used to simulate 
source/orain regions in NMOS /15,16,29/ and also coupled diffusion 
(using the incorrect assumption of local charge neutrality) in a DI-
MOS transistor /26,180/. 
The method of lines has been used in ROMANSII /20-22/ to 
simulate an n-well CMOS process, but only Gaussian distributions and 
not Pearson IV distributions are used for the vertical cross-section 
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of the implanted profile. 
To date, 2-D simulation results of diffused source/drain re-
gions in a p-well CMOS process have never been presented. The pro-
gram EPIC boasts this capability and also allows determination of 
effective channel length in small geometry MOS transistors. In the 
following, simulation results are compared with electrical measure-
ments of devices. 
7.3 	2-D ION IMPLANTATION USING THE PEARSON IV 
DISTRIBUTION 
Runge's integral (6.6) for implanted profiles at an arbi-
trarily shaped mask edge can be generalised to include the Pearson 
IV distribution for the vertical direction through 
Go 
N(x,z) = Q 	I fp 	 2 
	




If a wafer geometry with vertical mask edges similar to that 
of figure 7.2 is assumed, the masking materials on each side of the 
mask edge can be converted to equivalent thicknesses of silicon, d  
and dR*, according to the density transformation of equations (6.2) 
and (6.3). Equation (7.3) then reduces to 
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dL* and dR* are effective thicknesses of silicon 
Figure 7.2 : Coordinate system, differential equation and boundary 
conditions for. diffusion simulation. 
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_____ 	* 
N(x,z) = 	[f (x + dL* - R) erfc( 	+ f(x + dR - R)(1 + erf( z 
(7.4) 
where the Pearson IV distribution f 	is defined by (4.3). 	This 
equation provides the initial condition for a general high concen-
tration diffusion problem. 
7.4 	NUMERICAL MODELS FOR 2-U DIFFUSION 
7.4.1 Diffusion of Threshold Adjust Implants 
The low doses characteristic of threshold adjust implants al-
low the use of a constant diffusivity D in the general diffusion 
- equation. The numerical solution of Fick's law, equation (6.13), 
subject to homogeneous Neumann type boundary conditions (7.5) - 
(7.8), is well studied in basic texts on numerical analysis /23, 24, 
35, 200, 201/. 
BN 0 = 	 ; 	x=O 	 (7.5) 
-j —x  = 0 	 X = X 
m 	 (7.6) 
3N 
z 	 , 	Z = -Z 	 (7.7) 
- 	
= 0 	 ; 	Z = z 	 (7.8) 
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The use of an explicit difference scheme to solve the para-
bolic diffusion equation requires utilisation of small time steps in 
order to ensure numerical stability /23, 35/. Larger time steps and 
shorter execution times are possible with the use of an implicit 
difference scheme, but these methods require solution of a matrix 
equation. 
The Crank-Nicolson method /203/ is unconditionally stable for 
arbitrary choice of time step and has been used by Tielert /25, 26, 
180/ in the program LADIS. A further speed advantage in the solu-
tion of 2-0 diffusion problems can be gained by using the 
alternating-direction-implicit (Aol) method of Peaceman and Rachford 
/204/. Buonomo and C. Di Dello /207/ have already used this tech-
nique to solve problems of gaseous predeposition, where the impurity 
• concentration on the surface of the silicon wafer is kept constant, 
and drive-in, where the initial distribution is characterised by an 
impulse and the integrated impurity concentration is invariant dur-
ing the diffusion process. EPIC uses the AOl method to model the 
diffusion of 2-D ion implanted profiles, and in addition, allows the 
use of a non-uniform mesh. 
Figure 7.3 defines the five-point finite difference star used 
for discretisation. In the ADI approach, an implicit discretisation 
approximation is used for the x direction and an explicit difference 
approximation for the z-direction during one time step. The pro-
cedure is alternated in the following time step so that the differ-
ence approximation is then explicit in x but implicit in z. The re- 
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i-i ,j 
1 
I',' 	, J 
h 	
= xi -; x1_i 
h 	
= xi+l - x  
h 	
= z  - z_ i 
h 	
= zj+l - 
Figure 7.3 : Five point finite difference star for discretisation 
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petitive use of either of these solution procedures on its own 
results in an uncontrollable growth of numerical errors. However, 
if the direction of implicitness is alternated for each step solu-
tion and the time step remains unchanged within a pair of time solu-
tions, then the method is unconditionally stable for arbitrary size 
of time step /204/. 
In order to advance from the nth to the (n+l)th time level, 




,j,n+1 	i,j,n 	- 
6t - 
D 1 	
1 	 1 	 1 
hLhL+ hR) N_1 ,j ,n+1 	hLhR N1 , ,n+1 • 	hR(hL + hR) N1 ,j ,n+1 








1 =0 (1) M, j = 0 (1) S 	 (7.9a) 
where 6t is the time step. 
Subsequently, the solution at the (n+2)th level is given by 
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D hL(hL 1 + hR) N111 - hLhR 	 + hR(hL + hR) 
 
Nil 	1 
+ hB(hB + h1) 	 - hBhT Nijn+2 + hT(hB + h1) 
N112) ; 
I = 0 (1) M, j = 0 (1) S 
	
(7.9b) 
Boundary conditions are represented by virtual nodes outside 
the simulation area and equations (7.5) - (7.8) are discretised us-
ing central differences to give (7.10) - (7.13) respectively. 
= 
,j,n 	N 1,j .,n 	j = 0 (1) S 	 (7.10) 
= 	 ; i = 0 (1) S 	 (7.11) 
= N 1 	; 	i = 0 (1) M 	 (7.12) 
= N ,3 _ 1, 	; I = o (1) M 	 (7.13) 
In the discretised boundary conditions, the subscript n 
refers to a general time level and can therefore be replacea by 
(n+1), (n+2), etc. 
Equation (7.9a) represents (S+1) independent linear systems 
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of equations where each system contains (fi+i) unknowns. Similarly - 
equation (7.9b) represents (M+1) independent linear systems of equa-
tions, where each system contains (S+1) unknowns. Each linear sys-
tem can be written in matrix form and solved directly using the 
highly efficient 'tridiagonal algorithm' /23/. 
7.4.2 Diffusion of Source/Drain Regions 
High concentration diffusion is non-linear and requires a 
full 2-D numerical treatment in order to model both the vertical and 
lateral extent of dopant profiles. The diffusion equation (4.30) is 
written in its 2-D form assuming isotropy to give 
3C 	a = 
ax 	ax 
aN 	a 	* aNt,
az at —.) + (D (7.14) 
* 
where the effective diffusivity U 	is concentration dependent 
through (4.31). 	A distinction must be made between the active im- 
purity concentration N and the total or chemical concentration C. 
This second order partial differential equation is subject to 
initial condition (7.4) and boundary conditions (7.15) - (7.18). 
ac =0 
	; 	x = 0 	 (7.15) 
ac = 0 	 X = X 
m 	 (7.16) 
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-
ac 
 = 0 	 Z-Z 	 (7.17) 
ac 
 =0 	 Z=Zm 	 (7.18) 
Several mathematical treatises on the AOl method /205, 206, 
208/ suggest that this method should be applicable to the solution 
of (7.14). In practice this did not prove feasible, and consequent-
ly, in EPIC only low concentration diffusion problems are solved us-
ing the ADI method. 
A difference scheme between two time levels can in general be 
written in the form 
	
Ci n+1 - i j n - 	 r. tSt 	 - (7.19) 
where the parameter Ti defines the time discretisation. 
Boundary conditions (7.15) - (7.18) are discretised to 
C. 	=c.  -1,J,n l ,j ,n 	' 	i = 0 (1) S 
CM+ljfl = CM_1,j ,fl 	= 0 (1) S 
C. 	- 
l,-1,n - 	i,ln 	i = 0 (1) M 
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Using central differences with the star of figure 7.3, the 





  + D , ,) (N_1 , , - N1 , 




- + D * -)(N. 	- - Ni . .4) 
•i,j,n 	'1+1 . . • 




+ (hB + hT) 	
,j-1 	






 + 	. , , 	i 	, 	
(N1 j+1 	- N1 ,  
hT 
= 0 (1) M, j = 0 (1) S (7.24) 
The time level ii is given by a weighted average of conditions 
at the nth (known) and (n+1)th (unknown) time levels according to 
equations (7.25) and (7.26) (similar expressions hold at all adja-
cent nodes, however for brevity only the (i,j)th node is considered 
here). 
N
i 	- = (1 - 	Nij ) 	
+ e 	N. ,j,n 	 ,,n 	i,j,n+1 	; i = 0 (1) M, j = 0 (1) S 
(7.25) 
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D 	= (1 - 8) 	
* 
D (C. . ) + e D (C 	) 
	
i,j,n+1 	
0 (1) M, j = 0 (1) S 
(7.26) 
The parameter 9 must be chosen such that 0 !!~ 8 < 1 and in 
practical situations, it assumes the value 0, 1/2 or 1. If 0 = 0, 
then ii = n and the difference scheme is explicit. As already dis-
cussed, explicit methods are subject to numerical instability if 6t 
is too large. A fully implicit method results if 9 = 1, which is 
equivalent to the statement F = n+1. If 6 = 1/2 then n = n+1/2 and 
the spatial discretisation is an arithmetic average of conditions at 
the known and unknown time levels. This choice of e gives second 
order accuracy in time step 6t and also ensures numerical stability. 
This approach is known as the Crank-Nicolson method or Eulers 
method and is used by Tielert /25,26,180/ and Penunialli /27-29/ for 
discretisation on a uniform rectangular mesh. The analysis is ex-
tended to non-uniform rectangular grids in EPIC. 
When the Crank-Nicolson method is applied, the discretised 
transport equation can be written in homogeneous form to give 
- 	
ij n+1 - ijn 
_______________ = 0 0 (1) M. •j 	0 (1) S 
(7.27) 
Alternatively, and more concisely, 
f(C) = 0 
	
(7.28) 
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where 
= [f0f 	f2 ........ 	fJT 
	
(7.29) 
is a non-linear vector function with Q = (M+1)(S+1) components, and 
	
= [C0 C 1 C2 ........ 	CQ]T 
	
(7.30) 
is a vector whose components comprise the concentration values at 
each of the Q mesh points in the simulation domain (for convenience 
only a single subscript is used to refer to a specific mesh point 
and the time level subscript n+1 is assumed). 
Equation (7.24) is repeatedly linearised using Newton's 
method /78/ through 
9(C) (k) ic(k) = f(c(k)) 	; k = 1, 2, 3 .... 	 (7.31) 
where the correction vector 	at iteration k is given by 
k) = c(k - 1) 	(k) 	; k = 1, 2, 3 .... 	 (7.32) 
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The concentration values at time level n are used for the initial 






• i:• ;- 	5C ...... 
af 1 
r0 c ........  
(7.33) 
afQ 	afQ 	 afQ 
c 
The entries of the Jacobean matrix are evaluated by analyti-
cal partial differentation of the components of f in equation 
(7.29). Fortunately most of the elements are zero and the matrix is 
said to be 'sparse.  Equation (7.31) defines a large sparse linear 
system which is solved iteratively using the successive over-
relaxation (SOR) technique for diagonally dominant matrices /23,35/. 
In a practical situation, only a few Newton iterations are 
required for convergence to a safe tolerance limit, but the use of 
two nested iteration levels in this solution procedure results in 
long execution times. 
7.5 SIMULATION RESULTS FOR A P-WELL CMOS PROCESS 
The 2-0 ion implantation and diffusion models in EPIC can be 
used to simulate impurity redistribution at the polysilicon gate 
edge of both NMOS and PMOS transistors. Table 7.1 defines the p- 
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n-substrate implant 	2.1 x 1012 
CM- 2 33p+ at 125 keV 
p-well implant 	1 x 10 13  cm-2 "Bk at 60 keV 
gate oxide growth 	500A 
n-substrate gate adjust implant 
6 x 10" CM-2  "Bk at 45 keV 
polysilicon doping 	85 mins at 900°C 
n-substrate source/drain implant 
5 x 1015 CM-2 	B at 35 keV 
p-well source/drain implant 
either 	1 x 10
' CM 
 
- 2 75 As
+ 
 at 80 keV 
or 	5 x iO' 
CM- 2 31p 	at 85 keV 
PSG anneal 	14 mins ramp 	900 - 1000°C 
30 mins at 1000°C 
Table 7.1 : CMOS process parameters for EPIC simulation 
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well CMOS parameters for the simulation examples to follow. Only 
the parameters different from those in table 4.5 are shown in 
order to avoid duplication. 
SUPREM is used to simulate the p-well and n-substrate regions 
until after gate oxidation. EPIC is used to model subsequent pro-
cess steps. Only the PMUS transistor receives a threshold adjust 
implant. A source/drain implant of boron is used for the PMOS 
transistor, and either phosphorus or arsenic is used for the 
source/drain regions of the NMOS transistor. The doping profile for 
each transistor is now considered. 
Figure 7.4 shows an equidensity contour plot of the threshold 
adjust implant of boron which is carried out through the gate oxide. 
The same distribution is shown as a surface plot in figure 7.5. The 
diffusion of this implant during the polysilicon doping step is 
modelled by EPIC and added to the SUPREM results - for the phosphorus 
of the n-substrate region. Figure 7.6 and 7.7 show the net concen-
tration in the active device region of the PMOS transistor and also 
the existence of a p-n junction. 	The source/drain implant of boron 
is shown by figures 7.8 and 7.9. 	The polysilicon gate is thick 
enough to prevent most of the boron reaching the active device re-
gion. The boron of the source/drain implant is combined with the 
threshold adjust implant in the n-substrate and subjected to the fi-
nal high temperature anneal in the process. 
Figures 7.10 and 7.11 show the final net concentration in the 
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1 gate oxide = 500A 















X(Pm) 	 silicon 
0.8 
Figure 7.4 : Boron threshold adjust implant 
6 x 10 11  CM-2 11B at 45 keV 
















log concentration (cm ) 
Figure 7.5 : Boron threshold adjust implant 
6 x 1011 CM-2 11 B at 45 keV. 
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Figure 7.6 : Threshold adjust implant in the n-substrate after poly-
silicon doping:85 mins at 900°C. 












Figure 7.7 : Threshold adjust implant in the n-substrate 
after polysilicon doping:85 mins at 900°C. 
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Figure 7.8 : Boron source/drain implant 
5 x 1015 CM-2 11B at 35 keV 





















( CM- 3) 
Figure 7.9 : Boron source/drain implant 
5 x l oll CM-2 11B+ at 35 keV 
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z 	, I 1 iim 
Figure 7.10 : Net profile of PMOSFET after PSG anneal 
14 mins ramp 900 - 1000°C 
30 mins at 1000°C 




















Figure 7.11 : Net profile of PMOSFET after PSG anneal 
14 mins ramp 900 - 1000CC 
30 mins at 1000°C 
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PMOS transistor. The p-n junction does not terminate at the silicon 
surface due to the existence of the net p-type layer under the po- 
lysilicon 	gate. 	The inactive boron at the surface of the 
source/drain region is clearly shown by figure 7.11. The contour 
plot of figure 7.10 allows an estimate of the lateral diffusion of 
the source/drain implant under the polysilicon gate. This offset 
of the profile from the polysilicon edge also appears at the other 
end of the transistor gate and, using the notation of figure 7.1 
= 1.40 pm 	(PMOS : B source/drain) 	 (7.34) 
EPIC is also capable of simulating the doping profile in the 
NMOS transistor, which in contrast to the PMOS device, does not re-
quire a threshold adjust implant. Figures 7.12 and 7.13 show plots 
of the phosphorus source/drain implant. 
As in the case of boron, a small proportion of the implanted 
phosphorus penetrates the polysilicon gate and underlying gate oxide 
to reach the active device region of the NMOS transistor. The use 
of phosphorus for the source/drain implant can result in a distribu-
tion of threshold voltages for NMOS transistors on the same silicon 
wafer /209/. This effect is caused by the random orientation of po-
lysilicon grains in the gate electrode of small geometry devices. 
Whenever the 100 direction of a grain lines up with the direction of 
the implanted ions, an increased degree of channeling occurs and 













Figure 7.12 : Phosphorus source/drain implant 
5 x iO' CM- 2 31p at 85 keV 



















z(iirn) 	 0.8 0.5 	x(Mm) 
Figure 7.13: 	Phosphorus source/drain implant 
5 x iO' CM- 2 31p at 85 keV 
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more phosphorus can penetrate through the gate into the silicon. 
This random effect is not modelled by EPIC. 
After the PSG anneal, the phosphorus distribution is added to 
the SUPREM results for the p-well to give the final profile of the 
NMOS transistor as in figures 7.14 and 7.15. 
The solid solubility of phosphorus is much higher than that 
of boron, and so no inactive dopant appears at the peak of the dis-
tribution. Instead,the enhanced diffusion in this region gives rise 
to a plateau near the silicon surface. From figure 7.14, the 
offset AL is found to be 
ALP = 1.55 pm 	(NMOS : P source/drain) 	 (7.35) 
The use of arsenic for source/drain regions in NMOS transis-
tors is now preferred to phosphorus in order to reduce junction 
depths and minimise short channel effects /69-71/. Figure 7.16 
shows the arsenic profile after source/drain implantation at the po-
lysilicon mask edge. The fraction of ions penetrating the polysili-
con gate into the active device region is negligible for the same 
polysilicon layer thickness as was assumed for the boron and phos-
phorus implants. The subsequent diffusion of the arsenic profile is 
simulated by EPIC and combined with the SUPREM results for the p -
well to give the net profile of figures 7.18 and 7.19. The peak of 









I z 	 1im 
Figure 7.14: Net profile of NMOSFET (P source/drains) after PSG 
anneal 
14 mins ramp 900 - 1000°C 
30 mins at 1000°C 


















Figure 7.15: Net profile of NMOSFET (P source/drains) after PSG 
anneal 
14 mins ramp 900 - 1000°C 
30 mins at 1000°C 













Figure 7.16 : Arsenic source/drain implant 
1 x 10 16  CM-2 	at 80 keV 

























Figure 7.17 : Arsenic source/drain implant 
I x 10 16  CM-2 	 at 80 keV 










Figure 7.18 : Net profile of NMOSFET (As source/drains) after 
PSG anneal 
14 rnins ramp 900 - 1000°C 
30 mins at 1000°C 





















Figure 7.19 : Net profile of NMOSFET (As source/drains) after PSG 
anneal. 
14 mins ramp 900 - 1000°C 
30 mins at 1000°C 
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the distribution shows evidence of inactive arsenic, but the profile 
changes less abruptly in this region compared with the boron profile 
of figure 7.11. This difference is due to the fact that the tran-
sition from activity to inactivity, as the impurity concentration is 
increased,is less sudden in the case of arsenic compared to boron. 
From figure 7.18, the offset AL is found to be 
0.55 pm 	(NMOS : As source/drain) 	 (7.36) 
The values of AI for each type of MOS transistor are now compared 
with electrical measurements of devices. 
7.6 	MEASUREMENT OF EFFECTIVE CHANNEL LENGTH 
Several methods of extracting MUSFET channel length from 
electrical measurements of such devices have been proposed /210-
213/. The method of Takacs et al /44/ is easily incorporated into 
an automated parameter extraction algorithm, and is therefore the 
one chosen for measurements of effective channel length in this 
thesis. 
The linear region of transistor operation is given by /13/ 
1DS = 
	
MCOx (VGS - VT)VDS 	VDS << VGS - VT 	(7.37) 
where I 	 is drain-source current, VGS  is gate-source voltage,us 
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is drain-source voltage, 	IJ is mobility, Weff  is the effective 
channel width, Leff  is the effective channel length and C 	 is theOx 
oxide capacitance per unit area. 




DS - (Lmk - tLmk) 	 (7.38) 
where the parameter B is given by 
B = PC 	W 	(V GS Ox eff 		T)VDS 	 (7.39) 
If the quantity B is a constant, then measurements of re-
ciprocal drain source current 1D5'  for a variety of transistors, 
each with a different length Lmk  but the same width Wmk,  should 
give a straight line plot with intercept AL mk  on the Lmk  axis. In 
practice, even if V and V are kept constant between measure-
ments, the parameter B is found to vary because the threshold vol-
tage V1 is a function of the transistor length at small geometries 
/43, 71/. Figure 7.20 shows how measurements of V 1 for the 
transistors used in the simulation examples of this chapter depend 
on channel length. The modulus of threshold voltage IV TI.
decreases with decreasing channel length Lfllk. 
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Short Channel Effect on Vt 
wafers c3#5, c3#7 
0.45 
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Channel Length: Mask (microns) 
Figure 7.20 
This difficulty is overcome by considering, instead of 
the transconductance g 1 defined by 
31DS 	I 
= aVs VDS 	 (7.40) 
It is well established that /13, 44/ the point of maximum transcon-
ductance 9m,rnax  scales with V1 . so that a plot of reciprocal peak 
transconductance g 
mmax4  against mask dimension gives a straight 
line as shown in figure 7.21. A least squares fit to the data for 
each transistor type gives the offset tLmk  (measured) as sunuarised 
in table 7.2. The offset ALfl$k_p  was found to be negligible and so 
from (7.2) 
tLmk =AL 	 (7.41) 
which allows calculation of the simulated values of LLflIk  in table 
7.2. 
Within experimental error, the simulated and measured values 
for ALmk  agree, in the case of the PMOS transistor and the NMOS 
transistor with arsenic source/drains. However this cannot be said 
for the NMOS transistor with phosphorus source/drains which is due 
to the inadequacy of the ion implantation and diffusion models for 
phosphorus. From the 1-D diffused profile of figure 4.18 it is 
clear that EPIC underestimates the extent of the tail of the distri-






























Channel Length: Mask (microns) 
Figure 7.21 
MOSFET Amk 1 m.) tLmk(n1eas.) 
(Pm) (iim) 
PMOS : B 1.40 1.20±0.2 
NMOS : p 1.45 1.89±0.2 
NMOS : As 0.55 0.60±0.2 
Table 7.2 : Comparison of simulated and measured values 
of subdiffusion tLmk in MOSFETs. 
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and, since diffusion is assumed to be isotropic, the simulated la-
teral junction position is also underestimated. While EPIC is capa-
ble of predicting the effective channel length due to subdiffusion 
of boron and arsenic, a more sophisticated model for phosphorus is 
required for simulation purposes. 
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CHAPTER EIGHT : 2-I) SIMULATION OF SIMULTANEOUS 
DIFFUSION AND OXIDATION 
8.1 OFFSETS WHICH INFLUENCE EFFECTIVE CHANNEL WIDTH 
While Chapter 7 deals with effective channel length Leff 	an 
equally important parameter for circuit design is the effective 
channel width Weff  which, like Leff  directly affects drain-source 
current 
1DS 
 and transconductance g1  of the MOS transistor. In a 
practical situation the final effective channel width is not the 
same as the dimension defined by the chrome pattern on the mask by 
virtue of several offsets occurring throughout the process flow. 
Figure 8.1 shows the main process offsets which affect Weff 
WkPR represents the offset between the mask dimension and the 
photoresist dimension, and AWpR_N  the offset between the photoresist 
dimension and the patterned silicon nitride track width. Subsequent 
offsets due to thermal steps, most notably field oxidation, are 
represented collectively by AWN.  The aim of this chapter is to 
present simulation results for the impurity profile at the end of 
each process step after the nitride layer is defined. The effective 
width is therefore given by 
Weff = W -W mk 	mk (8.1) 
where AWmk  represents the net offset in MOS transistor width, and 
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Wk = Wk - Weff 
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with reference to figure 8.1 
tW 	= LiW 	+ W 	+  Mk mk-PR 	PR -N 
All linear dimensions must be offset by the quantity AWmk  in the 
'sizing' procedure carried out before maskmaking in order that the 
widths of transistors specified by the design engineer in a circuit 
are accurately reproduced on the silicon wafer. AWmk 
 can be deter-
mined from electrical measurements of MOS transistors. However, in 
order to predict this offset, a 2-D process simulation is required 
to model both field oxide growth and impurity redistribution during 
Local Oxidation of Silicon (LOCOS). The program EPIC is capable of 
modelling simultaneous diffusion and oxidation, and results are 
presented below for a p-well CMOS process /31/. 
8.2 	CURRENT STATUS OF 2-I.) SIMULTANEOUS DIFFUSION 
AND OXIDATION MODELLING 
Simulation of width effects in MOS devices has been treated 
by several authors. While ion implantation steps can be simulated 
relatively easily, any model of the impurity redistribution which 
takes place during field oxidation is complicated by the moving 
silicon-silicon dioxide interface. 
In the program SUPRA Lee and Dutton /15/ and Chin et al /16/ 
extend the 1-D profile generated by SUPREM in the field region to 
2-0 assuming that the lateral diffusion of the field implant is both 
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independent of impurity segregation at the silicon-oxide boundary 
and identical to that occurring during a non-oxidising anneal. The 
mathematical validity of this approach is highly questionable, and 
in addition, the thermal steps subsequent to field oxidation are to-
tally ignored. Consequently simulation results obtained using this 
method can be expected to achieve only qualitative accuracy at best 
in practical situations. Nevertheless examples of NMOS process 
modelling have been presented /15,16/. 
Salsburg and Hansen in FEDSS /17/ use the finite element 
method to model the diffusion of the boron channel-stop implant dur-
ing oxidation. While the elements can be stretched to accommodate 
the moving non-rectangular geometry of the silicon as more oxide is 
formed, segregation effects of impurities across the oxide-silicon 
interface are completely neglected. This program has been used in 
the simulation of a proposed n-well CMOS process at IBM /17/. 
Although no simulator using finite elements to model impurity redis-
tribution throughout a complete fabrication process has yet been re-
ported, recent work /18/ holds promise for the future. 
Taniguchi et al of Toshiba /19/ have used a finite difference 
method to model impurity redistribution during field oxidation. 
However, the analysis neglects a component of the impurity flux at 
the moving oxide-silicon interface, and only accommodates a bird's 
beak slope of precisely 45° in order to simplify the discretisation 
procedure. These approximations mean that this method has limited 
applications for general MOS processes using LOCUS isolation, but 
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the results generated have been fed to a device simulator to calcu-
late diffused line capacitance. 
The most productive method to date has been to apply a time-
dependent co-ordinate transformation which maps the real diffusion-
oxidation solution domain onto a new area which is both rectangular 
and stationary. The diffusion equation becomes more complicated on 
transformation, but is more amenable to solution using a discretisa-
tion procedure. Maldonado et al /20,22/ use the method of lines 
/23/ whereby all independent variables except one are discretised to 
give a system of ordinary differential equations in time which is 
solved using previously developed and efficient routines /24/. 
Results from the program ROMANS II have been presented for a 2 mi-
cron n-well CMOS process under development at Rockwell /21,22/. 
Other authors using a grid transformation but with a full 
finite difference discretisation method have included Tielert 
/25,26/ in Siemens and Penumalli /27-29/ in AT&T Bell Laboratories 
using the programs LADIS and BICEPS respectively. Also, Seidl /30/ 
has used a multigrid method to solve the diffusion equation. Each 
of these authors has presented simulation results of width effects 
in NMOS technology. 
The EPIC program has been used to present the first simula-
tion results of lateral effects in both n-channel and p-channel MOS 
transistors of a p-well CMOS process /31/. The finite difference 
method is applied to a transformed system as described above. 	The 
IMINE 
authors reviewed have used a uniform rectangular discretisation grid 
to model the redistribution of the channel-stop implant through the 
steps of either an NMOS or n-well CMOS fabrication process. This 
approach is not tractable in the case of a p-well CMOS process. In 
this case a non-uniform rectangular mesh must be used to accommodate 
not only the boron of the field implant, but also the extent of the 
p-well in the vertical direction as seen from figure 6.16. In addi-
tion all previous simulation activity has included the use of a 
concentration-dependent diffusion coefficient, which, for the low 
concentration values typical of both field and threshold tailoring 
implants, requires unnecessary calculation of both field-enhancement 
and vacancy-enhancement factors. It is therefore justified to as-
sume a'constant diffusivity 0 (including the effects of liED) to 
model width effects in MOS transistors. A more accurate treatment 
would involve first solving the diffusion equation for silicon 
self-interstitials generated during oxidation, then calculating a 
spatially dependent liED factor to use in the solution of dopant dif-
fusion /26,32,75/. 
8.3 	A 2-D MODEL FOR DIFFUSION DURING OXIDATION 
The physical models used for the diffusion and oxidation 
steps in EPIC are the same as those used by SUPREM II, but extendea 
to 2-D assuming isotropy. Because doping levels are low, a constant 
diffusion coefficient 0, accounting for liED is assumed. The par-
tial differential equation (POE) represen ting Fick's Law of Diffu-
sion (8.3) must be solved subject to an initial condition given by 
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the doping profile at the end of the last process step, and boundary 
conditions (BC's) (8.4) - (8.7) where figure 8.2 defines the co-
ordinate system used. 
aN 
	
- D V 2  	 (8.3) 
- 1) X 	= D E 	x = X(y,t) 	 (8.4) a 	n an 
N = Nsub 	 X = X + X(y,t) 	 (8.5) 
aN 
=0 	
''m 	 (8.6) 
aN 
= 0 	
''m 	 (8.7) 
The segregation coefficient k, given by 
k - 
N0 
- 1 	I x = X(y,t) 	 (8.8) 
relates the concentration of the impurity N on the silicon side of 
the moving interface x = X(y,t) to that on the side of the oxide 
N0. a is the amount of silicon consumed to produce one unit of 
silicon dioxide, n denotes distance normal to the interface, X 1, is 
the velocity of the interface in the normal direction, and Nsub  IS 
the concentration of the dopant in the startiny material. The in-
homogeneous Neumann boundary condition (8.4) quantifies the impurity 
flux normal to the moving silicon-dioxide interface. Seidl /33/ 
gives a lucid mathematical derivation of this equation which assumes 
that impurity diffusion in the oxide can be neglected. The validi-
ty of this simplification has not been tested in the literature, so, 
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x  
field oxide 
Figure 8.2 : 2-D simulation domain in (x,y) plane. 
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nm 
Figure 8.3 : 2-D transformed simulation domain in (F.r) plane. 
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as a preliminary check, the results of EPIC in 1-U are compared with 
the results of SUPREM below. The boundary condition (8.5) ensures 
that the doping level remains fixed in the bulk of the wafer and the 
value of Nsub  is deduced from electrical resistivity measurements of 
the starting material /13/. Reflecting boundary conditions (8.6), 
(8.7) are assumed in the lateral directions. 
A co-ordinate transformation /27/ 
= x - X(y,t) 	 (8.9a) 
Ti 	= y 	 ( 8.9b) 
-r = 	t 	 (8.9c) 
is applied to map the real co-ordinate system (x,y,t) onto a new 
system ( ,fl,-r) in which the solution domain is now rectangular and 
time-invariant, as shown by figure 8.3. The transformed diffusion 
equation is given by /31/ 
aN 	
DX") 	+ D 11 + (x')2} 	
a2N 
 
+ D -. - 2X'D 	
a 2 N 
ac an 
(8.10) 
and the corresponding boundary conditions are 
N (. - 1) X = D[ 	{1+(X') 2 } - X' -  an 
N = Nsub 
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LX 	ax 	 a2x where 	X = 	, X' = 	and X" = aT 
Equations (8,10) - (8.14) constitute an initial-boundary 
value problem which is discretised using the finite difference 
method with a non-uniform mesh as shown in figure 8.4. Difference 
approximations to the partial derivatives are based on first order 
Taylor expansions applied to the nine point star of figure 8.5, 
which shows the (i,j)th node and its eight nearest neighbours. Nine 
points are required as opposed to the more usual five because of the 
existence of a second order mixed derivative term in (8.10). As in 
the high concentration diffusion model of Chapter 7, central differ-
ences are used for the diffusive terms. 
Tielert /26/ has used central differences for the advective 
terms also, but in EPIC this approach was found to be inadequate. 
One-sided 'upwind' differences are imperative in order that numeri-
cal disturbances, which are bound to occur due to round-off errors, 
flow only in the direction of the advective velocity i.e. 'down-
stream'/31/. Roache refers to this condition as the 'transportative 
property' /34/ in his discussion of the vorticity transport equation 
of fluid dynamics. Gauss' divergence theorem can be used to prove 
that upwind differencing is in fact conservative /34/. 
The full spatial discretisation at the (1, j)th node is given 
by /31/ 









h  = 	- 
h  = i+1 - F 
h  = hì i - flj_i 
h1 	
i+1 
Figure 8.5 : Nine-point finite difference star. 
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hR 
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1 
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N11 , 




- (hL + hR) (hB + hT) 	+1 ,+1 ,n N
11 	+ N. -1 ,j-1 ,n - N -1 ,j+1 
DX 	" X - •j,n < 0 ; i = 0 (1)M, j = 0 (1)S. (8.15a) 
= 
- 
(x. 	- DX J. 	") 3,n ,n h  
+ 2D 	11 + (X 	1)2) 
1 
	
j ,n h(h +hR) N_1 , , - hLhR N1 
1 
+ hR(hL + hR) N1 , 
_______ 	 1 
+ 2D 	
hB(hB + hT) 	 - hBhT_ + hT(hB + hT) N11,} 
2DX.3,n ' 	 - 
- 	+ + hT) 	
{N11 ,j+1 ,n - N11 ,j-1 ,n + N1_1 ,j-1 	-' N1_1 ,j+1 
DX 	' - X >, 0 ; i = 0 (1)M, j = 0 (1)S. 	 (8.15b) 
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where the subscript n refers to a specific time level. 	Equation 
(8.15a) uses a forward difference for the advective term while 
(8.15b) uses a backward difference. The Dirichlet type boundary 
condition (8.12) undergoes trivial discretisation to become (8.17). 
The Neumann type boundary conditions (8.11), (8.13), (8.14) are 
discretised to (8.16), (8.18), (8.19) respectively using virtual 
nodes outside the simulation area. 
(hL + hR) 
= 	- 	
j ,n 	
, 2 	{N0 	 ( - 1) 
D{1+(X 1)) fl a 
+ DX 	' o,j+1,n 
- N0,_i,) 	
;j 	= O(1)S (8.16) j,n (hB + hT) 
NMjfl = 	Nsub i 	= 0(1)s (8.17) 
N
i, -,n 1 = 	N i,1,n i 	= 0(1)S (8.18) 
N,s+i = 	N i 	S-1 	n • ,, i 	= O(1)s (8.19) 
Initial attempts to extend the Crank-Nicolson method(usi - 
edin chapter 7)to the simultaneous diffusion and oxidation problem 
proved to be only partially successful. A Gauss-Seidl iterative 
scheme /23,35/ was used to solve the resulting matrix equation, but 
convergence to the solution was found to be too slow for practical 
purposes. Over-relaxation of the residual did not result in ac- 
celerated convergence. Therefore, efficient use of the Crank-
Nicolson method to solve this problem requires a more detailed study 
of techniques to solve large sparse linear systems. Instead an ex-
plicit difference scheme was used in EPIC for all diffusion simula- 
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tions in the transformed system /31/. 	The discretised transport 
equation becomes 
N11 - N. 
1,3,fl 	- 
- 	 (8.20) 6t  
To avoid numerical instability, the time step 6t must be limited to 
some critical value which is difficult to estimate from theoretical 
considerations, and best found by trial and error. 
In order to test the accuracy of the diffusion-oxidation 
model, comparisons are made in 1-D with results generated by SUPREM. 
In the examples presented, EPIC assumes complete symmetry in the la-
teral direction in the wafer,ie no variation in oxide thickness or 
impurity concentration in the y-direction. In each case a silicon 
wafer with a uniform doping concentration of io15  cm- is oxidised 
assuming the SUPREM default models for both diffusion and oxidation. 
While EPIC neglects diffusion of impurity species in the oxide, dif-
fusion in both oxide and silicon is modelled by SUPREM. 
Figures 8.6 and 8.7 show a comparison of results at a tem-
perature of 9000C for oxidation times of 20 mins and 3 hrs respec-
tively. Boron is segregated into the oxide, depleting the region of 
silicon near the surface of the wafer. The depth axis is refer-
enced to the oxide-silicon interface. The corresponding comparisons 
at the higher temperature of 1100°C are shown in figures 8.8 and 
8.9. The agreement between EPIC and SUPREM is clearly good at both 
diffusion temperatures. Boron can be adequately simulated at 900 0 C 
using a minimum mesh spacing of about 0.01 micron at the silicon 






















FIGURE 8.6 : SUPREM-EPIC COMPARISON 
Oxidation at 900 ° C for 20 mins 
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FIGURE 8.7 : SUPREMEPIC COMPARISON 





























FIGURE 8.8 : 	SUPREM-EPIC COMPARISON 
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surface. 	However, it is found that in the case of phosphorus which 
tends to pile up in the silicon during oxidation, a mesh spacing of 
the order of 0.001 micron or ioA is required to properly accommodate 
the rapidly-varying impurity profile as shown by figures 8.10 and 
8.11. 
Although this comparison is only one-dimensional, the good 
agreement between the two simulators means that the EPIC model can 
be confidently used in its two-dimensional form, provided the 
discretisation mesh is sufficiently fine to accommodate the concen-
tration gradients. Simulation results of width effects throughout a 
complete p-well CMOS process are now presented /31/. 
8.4 SIMULATION RESULTS FOR A P-WELL CMOS PROCESS 
Table 8.1 shows the process flow of the p-well CMOS process 
under consideration. Steps like source/drain implantation which ao 
not influence the doping profile in this part of the wafer are omit-
ted. 
Taking advantage of symmetry in the y-direction, SUPREM is 
used to simulate the process in 1-D until after nitride layer depo-
sition. Figure 8.12 shows the diffused p-well region in the n-
substrate. The first two-dimensional process step consists of the 
boron field implant which is performed through the pad oxide layer 
of thickness X into the p-well field region, the active device re-
gion being partially masked by the patterned silicon nitride layer. 
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FIGURE 8.12 
	































Figure 8.13 shows an equidensity plot of the boron concentration 
where the scale bars in both x and y directions indicate a distance 
of 1 micron. The diffusion of boron and phosphorus is assumed to be 
independent, and so only the boron in the p-well will be considered 
initially. In the plots to follow, only the surface portion of sil-
icon is shown because the doping profiles in the bulk of the simula-
tion area do not exhibit any lateral variation. Where the contour 
lines are straight lines, the profile is essentially one-dimensional 
and can therefore be adequately modelled by SUPREM. 
The diffusion of the field or channel-stop implant during the 
inert drive-in step performed at 1025 °C for 500 mins is modelled us-
ing the analytical method of Chapter 6. because the low concentra-
tion diffusion equation (8.3) is linear, the diffusion of the field 
implant can be modelled separately from the rest of the p-well which 
can be modelled by SUPREM because of the symmetry in the y - 
direction. 	The total profile is simply the sum of the two parts as 
shown by figure 8.14. 	A synthesis of solutions in this manner 
avoids a full 2-D numerical treatment at this point in the process, 
and hence reduces execution times /31/. As well as diffusing furth-
er into the bulk, the boron extends further under the masking ni-
tride edge into the active device region. 
An empirical fit is used to model the position of the inter-
face x = XF(y,t) between the field oxide and silicon. Following 
Penumalli /27,28/ the functional form of (8.21) is used in EPIC. 
TF(t) 	 ______ 




•1 	1 	4, 
1m 
Figure 8.13 : Field implant into p-well 
1.1 x 10 13 CM-2 I1B+ at 35 keV 




Figure 8.14 : Field implant in p-well after drive-in: 500 mins at 1025°C 
in N2 . 
- 238 - 
Here T is the maximum thickness of silicon consunieo during field 
oxide growth and, using the Deal-Grove law /36/, is found to be 
AOF .+ / A 	 + 4 Bo t + 4 X, 2 + 4 AOFX POF  
TF(t) = a [ 	
2 	
- X] 
; 	0 (ttF 	 (8.22) 
where BOF/AUF  and  BOF  are the linear and parabolic rate constants 
and t   is the total time for the field oxidation step. The top sur-
face of the oxide layer is defined by x = X'(y,t) where 
XF(yIt) = - X - (-
1 
 - 1 )XF(y , t) ; 0< t < tF 
	 (8.23) 
The fitting parameter k 1 is a measure of the lateral extension of 
the bird's beak region and is best determined from a Scanning 
Electron-beam Microscope (SEM) study as shown in figure 8.15. In 
this particular case k 1 = 2.3, and the time evolution of the field 
oxide, beginning from the pad oxide and finishing with 1.25 micron 
at the thickest part, is shown in figure 8.16. Recently attempts 
have been made to model numerically field oxide growth as a result 
of a given pad oxide and nitride thickness by solving for pressure 
in the Navier-Stokes equation /37-39/. 
However, this approach is not valid for temperatures below 
950°C at which point silicon dioxide ceases to exhibit viscous flow 
/40/. In production MUS processes, the field oxidation step is usu-
ally carried out at or below a temperature of 950 0C (with the addi- 
tion of a chlorine-bearing gas to the furnace ambient) in order to 
/ 
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Figure 8.15 : SEM micrograph of bird's beak. 
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FIGURE 8.16 : 	Simulation of Field Oxide Growth 
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suppress the occurence of oxidation-induced stacking faults /41,42/ 
which degrade die yield. The LOCOS step of the p-well CMOS process 
in the present study uses a temperature of 900 0C and so use of the 
Navier-Stokes equation is not valid. 
The partial derivatives X' and XIS  are evaluated by twice 
differentiating (8.20) and i is approximated by a finite difference 
between time levels. 
Figure 8.17 shows the redistribution of boron after field ox-
idation. Because the segregation coefficient of boron is k = 6 at 
900°C, the surface of the silicon is severely depleted of dopant 
after a time t  = 1160 rnins in the furnace tube, as is evident from 
the closely spaced contours characteristic of a steep concentration 
gradient. Indeed the sucking effect is so severe that even a por-
tion of the active device region is depleted. As shall be shown by 
later plots, this effect has consequences for the dopant profile 
under the gate oxide of the n-channel MOS transistor even at the end 
of the fabrication process. The reason for using a field implant in 
the p-well region now becomes clear. Even although the surface con-
centration of boron is undesirably low at this stage in the process, 
enough of the field implant remains to fill the sucked out region by 
diffusion during subsequent high temperature cycles. The conse-
quences of omitting the field implant from the process flow are 
shown by figure 8.18 where it is clear that the depleted region 
under the field oxide can only be filled slowly with diffusing boron 
atoms. The end results would be the occurrence of parasitic 
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Figure 8.17 : Boron profile after field oxidation 1160 mins 
at 900°C in H20. 
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Si 3 t4 
Figure 8.18 	Boron profile after field oxidation (no field implant performed). 
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transistor action between adjacent N+ diffused regions due to a low 
transistor threshold voltage in the field region. 
Next the nitride and pad oxide layers are removed to leave 
bare silicon in the active region. Although the oxide-silicon in-
terface is still described by x = XF(y,tF), etching alters the posi-
tion of the top oxide surface to x = XE'(y) where 
XE(y) = - (.1 - 1) XF(y , tF) 
	
(8.24) 
Plasma and wet chemical etching are carried out at low temperature 
and so give rise to no impurity redistribution. Gate oxidation is 
simulated using a quasi-2-D model whereby the increase in oxide 
thickness at a given point y in the lateral direction is dictated 
- only by the initial thickness in the x-direction at that point. 
This approximation neglects any lateral oxidation effect, and is 
valid so long as the final gate oxide thickness is much less than 
the field oxide thickness, which is in fact the case in all current 
MOS processes. Thus, during gate oxidation, the position of the 
oxide-silicon interface is given by x = XG(y,t) where 
XG(y , t) = 	{-aAOG + /2AG + 
42 
BOG t + 4XF( , tF) + 4cIAOGXF(y , tF)) 
; 0 	 (8.25) 
where AUG  and  BUG  are the oxide growth parameters for this step and 
t  is the total gate oxidation time. The top oxide surface is de-
fined by x = X'(y,t) where 
XG(y,t) = (1 - ) XG(y , t) 	' 	tG 	 (8.26) 
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FIGURE 8.19 
	


























Finure 8.20: Boron profile after gate oxidation: 32 mins at 
1050°C in dry 0 2 * 
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The final oxide shape is shown in figure 8.19, and the 
resulting boron profile is shown in figure 8.20. While the boron of 
the field implant diffuses into the silicon surface region under the 
field oxide, more boron is removed from the active device region as 
gate oxidation proceeds. Next the gate oxide is annealed in a 
non-oxidising ambient to give the profile of figure 8.21, and this 
is followed by an anneal to activate the source/drain implant and 
flow the phosphosilicate glass (PSG) to give the final boron profile 
in the p-well as shown in figure 8.22. 
In order to arrive at the net dopant concentration in the p-
well, the phosphorus profile must be modelled also. However, as al-
ready discussed, a mesh spacing of the order of ioA is required to 
model this impurity species accurately at the surface of the sili-
con. Such a fine mesh requires so small a time step to guarantee 
numerical stability of the explicit difference scheme that execution 
times prove to be prohibitively long. Instead of a numerical treat-
ment, a semi-empirical model is used whereby the 1-i) profile ob-
tained from the active device region is simply extended across into 
the field region /31/ as shown in figure 8.23. Some idea of the ac-
curacy of this approach can be obtained by comparing the 1-0 cross-
section at the left-hand side of this plot with the corresponding 
results of SUPREM from the field region of the wafer. The SUPREM 
and EPIC results are compared in figure 8.24 where it can be seen 
that this simplistic method of modelling phosphorus is accurate in 
the bulk and not more than 10% inaccurate near the silicon surface, 
which is good enough for all practical purposes. The boron of fig- 








Figure 8.21 : Boron profile after gate oxide anneal: 60 nuns at 









Figure 8.22 	Boron profile after PSG anneal: 30 mins at 1000°C 
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Figure 8.23 : Approximation to phosphorus profile after PSG anneal. 
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FIGURE 8.24 : 	SUPREM—EPIC Comparison 
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Figure 8.25 : 	Final net profile in p-well. 





ure 8.22 is compensated with the phosphorus of figure 8.23, and the 
net acceptor profile for the n-channel MOS device is shown by figure 
8.25. The most notable feature of this plot is the slight dip in 
the concentration values at the edge of the active device region, 
which is a consequence of the severe segregation behaviour of boron 
during the field oxidation step. 
Now consider the profile of the p-channel MOS transistor in 
the n-substrate region. The threshold voltage VT  must be increased 
by a boron implant to allow use of heavily doped n-type polysilicon 
as a gate electrode. The accelerated ions impinge on both field and 
gate oxides as shown in figure 8.26. The resulting profile in the 
silicon is modelled using a similar approach to Chin et al /16/, 
where Runge's integral (6.6) is evaluated using a quadrature type of 
integration rule. The oxide layer is converted to an equivalent 
layer of silicon using the density transformation of (4.13). 
The smooth top surface of the resulting effective silicon 
layer is approximated by a series of horizontal steps, one of which 
is shown in figure 8.26. The total implanted profile I(x,y) is ob-
tained by summing the contributions from all sections to obtain 
y - y.+yj 	 y - y. - dy. 








- 1)xG(y,tG) - R 	2 
exp 	
7 AP J 	 (8.27) 







Figure 8.26 : Calculation of profile due to threshold adjust 
implant. 




Figure 8.27 : Boron threshold adjust implant 
3 x 1011  cm-1 	11 B at 45 keV 




Figure 8.28 Final net profile in n-substrate 
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where 'max 
 is given by (6.8), R 1 is the projected range of the ele-
ment in silicon dioxide and (oy + 6y) is the width of the j'th 
section. The summation must be extended outside the simulation 
domain by several R to account for those ions which are scattered 
into the area of interest. Maldonado 1221 uses sloping steps to ap-
proximate the top oxide surface, but the additional accuracy gained 
is only marginal for typical slowly varying oxide profiles used in 
MOS technologies at the present time. 
Figure 8.27 shows a contour plot of the boron implant used to 
tailor the threshold voltage of the p-channel MOS transistor. The 
profile is subjected to the gate oxide anneal and PSG anneal at the 
end of the process, and is then combined with the phosphorus profile 
of figure 8.23 to give the net concentration of figure 8.28. The 
dose of the boron implant is high enough to invert the silicon type 
at the surface of the p-channel device as already seen in Chapter 4. 
Figures 8.25 and 8.28 represent the first simulation of n-channel 
and p-channel MUS transistors of a p-well CMOS process in the width 
direction /31/. 
8.5 MEASUREMENT OF EFFECTIVE CHANNEL WIDTH 
Determination of the effective channel width Weff  of both n-
channel and p-channel MOS transistors is important for the design of 
CMOS integrated circuits. An accurate prediction of effective chan-
nel width using the 2-0 impurity profiles presented in section 8.4 
would require the use of a 2-D non-planar device simulator /6, 74/, 
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which is beyond the scope of this thesis. However it is shown that 
measurements of Weff  are consistent with the process simulation 
results already presented. 
Most attempts to determine Weff  have been based on the linear 
regime of transistor operation where the drain-source current I isUS 
given by /13/ 
I": Weff 
tic 	(VGS OS 	 OX - VT) VDS ; VDS << Vs - VT 	
(8.28) 
eff 
Using (8.1) this becomes 
1DS = A (Wmk - 	Wk) 
A = 
 (8.29)
where the parameter A.is given by 
PC ox- VT) V05 	
(8. 3 
Leff 
If the quantity A is a constant, then measurements of 1 	 for
DS 
a variety of transistors, each with a different width WflIk,  but the 
same length, should give a straight line plot with intercept AW mk  on 
the Wmk  axis. The channel mobility U is effectively constant since 
it depends only weakly on channel width for low values of V /43/.
DS 
In practice, even if V and V are kept constant for each measure-
ment, the parameter A is found to vary because the threshold voltage 
V1 is a function of the transistor width at small geometries 
/46,47/. Figure 8.29 shows how the modulus of V 1 i.e. IV 1 lincreases 
with decreasing channel width according to the mask for both NMOS 
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FIGURE 8.29 : 	
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and PMOS transistors which have large geometry threshold voltages of 
0.6V and -0.6V respectively. 
Despite the fact that VT  is not constant, AWflk  can be 	meas- 
ured 	in 	either of 	the limiting cases of low VGS  /44/ or high V GS 
/45/. 
() Measurement of Width Offset for Low Gate-Source Voltage 
This method of determining AWmk  is based on measurements of 
the transconductance g as a function of VGS  for each transistor as 
shown in figure 8.30 for the PMOS transistor. It is well esta-
blished /13, 44/ that the point of maximum transconductance 9m,max 
scales with V1 , so that a plot of this quantity against the mask di-
mension gives a straight line as shown in figure 8.31 for both NMOS 
and PMOS transistors. This procedure is repeated for a different 
set of NMUS and PMOS transistors which have large geometry threshold 
voltages of 1.OV and -1.OV respectively, as shown by figure 8.32. 
The least squares fit to determine AWmk  is shown in figure 8.33. 
In each case it is found that 
Wk (low  IVGSI) 	= 	(2.3 ±0.2) pm 	 (8.31) 
(b) Measurement of Width Offset for High Gate-Source Voltage 
Variations in V1 between transistors of different widths can 
be 	reduced 	by taking measurements of I 	at us high VGS  le VGS >> V1 
is 
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FIGURE 	8.32 	: Narrow Channel Effect on Vt 
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/45/, in which case a plot of 'OS 
 against Wilik  for several different 
transistors gives a straight line plot with intercept AWmk•  This 
method is shown in figures 8.34 and 8.35 using the same CMOS wafers 
as in method (a) above. Two values of V 	 (" 	 = 6V and V 	 =GS 
By) are considered in order to test the consistency of this ap- 
proach. In each case the result is 
tWmk (high  IVGSI ) 	= (2.2 ±0.2) urn 	 (8.32) 
which is consistent with the result of method (a). 
Since AWrnk  is more or less the same for both wafers, the ef-
fective channelwidth is dominated by the shape of the: bird's beak re-
gion, and it is clear that doping level in the channel region does 
not influence Weff  within experimental error. 
The simulation results generated by EPIC are now shown to be 
consistent with this experimental data. From measurements of mask 
dimensions and patterned nitride tracks using both a Vickers image-
splitting microscope and a Nanometrics Nanoline critical dimension 
computer, the offset between the mask dimension Wflk  and the pat-
terned nitride track width W   is found to be 
mk-N = 	Wrnk...pR + 	WpRN = 0.2i.im 	 (8.33) 
If Wmk 
0 
4.2 micron, then W  = 4.0 micron and Weff 
7 
(1.9±0.2) mi-
cron. 	This value of effective channel width is indicated on figure 
I 
1 im 
measured value of Weff  is shown with 
error bars 
Figure 8.36 : Comparison of measured value of Weff  with simulation 
results for the NMOSFET. 
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measured value of We ff is shown with error bars 
Figure 8.37 : Comparison of measured value of Weff with simulation 
results for the PMOSFET.  
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8.36 where the plot of figure 8.25 has been reflected to show the 
full width of the NMOS transistor, and a polysilicon gate electrode 
has been added. Figure 8.37 shows the width profile of the PMUS 
transistor. The measured values of effective channel width are con-
sistent with the extent of the gate oxide before it widens into 
field oxide /31/. 
Such simulation results are useful in the estimation of cer-
tain design rules, for example, the minimum separation required to 
isolate adjacent transistors /48,49/. A conclusion of this study is 
that the boron channel-stop implant does not have an appreciable ef-
fect on the NMOS transistor channel width. Since the bird's beak of 
current MOS processes is wasteful of wafer area, there is great in-
terest in using a more abruptly changing oxide profile to improve 
packing density of VLSI circuits /50,51/. The analysis outlined in 
this chapter could be used to optimise dopant distribution and 
determine effective channel width of transistors which use novel 
isolation techniques. 
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CHAPTER NINE : CONCLUSIONS 
The importance of computer simulation in semiconductor process 
technology has been discussed. CMOS technology in particular has 
been reviewed since it is the subject of the present simulation ef-
fort and shall be increasingly important in future years. A 
compreflensive study of past and current process simulation activity 
has been presented. A thorough simulation of a p-well CMOS process 
has been chosen for this thesis. 
The accuracy of the 1-D programme 'SUPREM' (Version II) has 
been evaluated and results are mostly consistent with deep-depletion 
C-V and SIMS measurements. A method for modelling C-V characteris-
tics of MOS capacitors in CMOS wafers has been developed to accommo-
date non-uniform doping profiles generated by SUPRL.M. Furtnermore, 
determination of flat-band voltage for both n-type and p-type doped 
silicon is possible using tne proyramn 'EPCAP'. However, the 
mathematical formalism must be extended to allow simulation of typi-
cal p-channel capacitors in modern CMOS processes, since tne ex-
istence of a p-n junction near the silicon surface complicates the 
analysis. une possible solution is to extend the finite difference 
mesh to cover the oxide of the capacitor dielectric. 
Since lateral effects in MOS processes are now important, a 
2-0 process simulator 'EPIC' has been developed in FORTRAN77 to run 
on a Digital Equipment Corporation VAX 11/750 computer system run-
ning under the UNIX operating system. This unique simulation pro- 
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gram combines both analytical and numerical models to allow model-
ling of complete fabrication processes. A non-uniform discretisa-
tion mesh offers efficient representation of deep wells of clopants. 
EPIC has been used to generate the first 2-D simulation results for 
a p-well CMUS process. 
The SUPREN models nave been retained wherever possible in 
EPIC. The ion implantation models were found to be accurate, 
although, particularly in the case of arsenic, more work is required 
for multilayer targets. The diffusion of dopants at low concentra-
tion levels is well modelled in both inert and oxidising ambients. 
However, physical models for high concentration diffusion require 
refinement in order that source/drain regions may be represented 
more accurately. A detailed simulation of oxide growth using fur-
nace conditions alone has not been attempted in the present work, 
however such analyses become increasingly important as both gate and 
field.oxicie thicknesses are scaled for VLSI. 
An approximate model for temperature during a transient anneal 
by an electron-beam has been developed using an analytical method to 
allow rapid computation of results. Possible extensions to this 
work include the use of a temperature-dependent tnermai conductivity 
and specific heat capacity. A more sophisticated model for the beam 
energy coupling to the silicon is required. Such a general model 
would require the use of a finite difference or finite element 
method. Since annealing conditions are not known for situations 
where thermal equilibrium does not hold, transient annealing is not 
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modelled by EPIC. 	In addition to considering rapid annealing, it 
would also be useful to simulate the phase formation of novel ma-
terials such as refractory metal silicides. 
No 2-D simulator has yet been reported that models both wafer 
topography during material deposition or etching, and doping level 
in the silicon. Such a simulator will be of prime importance in 
the future since is critically dependent on mask edge profile during 
ion implantation at small geometries. This also implies that simu-
lation of photolithographic techniques is equally important. 
Recent advances in technology provide motivation for an in-
creased simulation effort. An extension of the present work would 
be to use EPIC to simulate a twin-well CMOS process. Process simula-
tion can indicate how far existing processes can be scaled, as reso-
lution limits improve. Simulations can aid optimisation as well 
cfoping levels, and determine now close to well boundaries transis-
tors can be placed. The conventional LOCUS method of growing the 
field oxide will eventually be replaced by another isolation tech-
nique. Cnarge redistribution during oxide formation can have impor-
tant implications for device operation. The development of trench 
isolation, for example could benefit from a general 2-D oxidation 
and diffusion simulation. While EPIC contains sophisticated nunieri-
cal models for impurity redistribution, the program uses an implicit 
finite difference method on a non-uniform mesh for diffusion in a 
non-oxidising ambient only. An implicit method for problems of 
simultaneous oxidation and impurity diffusion would allow more effi- 
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cient computation of results. 	This approach requires trie solution 
of a matrix equation for each time step, however larger time steps 
are possible without inducing numerical instability. 
It is evident that processing technology is advancing more ra-
pidly than the subject of process simulation. However, improved 
processing equipment offers a higher degree of control and hence, 
less statistical variation in wafer characteristics and so allows 
more effective research into basic physical and chemical mechanisms. 
The step forward to 3-D simulation of processes is too demand-
ing of current computer systems. The 2-0 analytical method for 
modelling ion implantation and subsequent diffusion of impurities 
could be extended to simulate, for example, CMOS wells in 3-u. 
However, faster computers and an increased use of parallel process-
ing for matrix operations will eventually allow a 3-0 numerical 
treatment of general doping profiles. It is estimated that 3-0 
analyses of wafer topography and structure will become important for 
wafer dimensions below 0.5 micron. 
The combined use of process and device simulators is becoming 
increasingly important to minimise process design time. Such tools 
allow tailoring of active transistor characteristics and also facil-
itate reduction of parasitic effects. A good example to which this 
philosophy can now be applied is the composite bipolar - MOS or 'bI-
MOS' technology. It can therefore be concluded that process simula-
tion has a significant role to play in the advancement of semicon-
ductor tecnnoloyy. 
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APPENDIX A : EPIC Program Structure 
EPIC is a 2-D process simulator written in tne FORThAN77 pro-
gramming language. While the software has been developed on a Digi-
tal Equipment Corporation VAX li/ThU computer system running under 
the Berkeley UNIX operating system, it can be transferred, with only 
minor modifications, to other systems supporting a FURTRAN77 com-
piler. Program structure is summarised by figure A-i. 
The process parameters are entered interactively and then the 
fabrication steps are simulated sequentially. The models used for 
each step are summarised below. 
Ion Implantation 
. a Pearson IV profile is assumed for the vertical direction, 
except for trie analytical model and implantation through a 
non-planar surface, wnicn uses a Gaussian profile. 
a Gaussian distribution of ions is assumed for the lateral 
direction. 
Diffusion 
• an analytical metnod is used for the uiffusion of Gaussian im-
planted profiles assuming a contant aiffusivity U. 
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' the MDI method is used for diffusion of arbitrary initial pro-
files of low concentration. 
the implicit Crank-Nicolson method is used for high concentra-
tion profiles. 
an explicit finite difference method is used for tne moving 
boundary problem of simultaneous diffusion and oxidation. 
Oxivation 
• the Deal-Grove model is used for oxide yrowtrl in tfle vertical 
direction. 
an empirical fit based on SEM measurements is used for the la-
teral variation. 
Etching and Deposition 
a simple model based on experimental measurements is used to 
track the wafer surface during material removal and deposi-
tion. 
only low temperatures are used so no impurity redistribution 
takes place. 
Photolitnoyraphy is not simulated by EPIC, however tfle offsets 
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EPIC INPUT PROCESSOR 
1-D 	 2-D 	 2-0 	 2-D 	
2-D 	 2-0 
SUPREM 	ION IMPLANTATION 	DIFFUSION 	lOXIDATIO ] 	LETCHING] 	
DEPOSITION 
I 	 I 	 I 
00 	 EPCAP 
I 	 I 
CAPACITANCE MODEL 	 SIMS 	PROFILE  
. ::L DATABASE 	 MEASUREMENT C-V MEASUREMENTS 
TRANSISTOR ELECTRICAL 	 WAFER FEATURE  
MEASUREMENTS I GRAPHICS  
MEASUREMENTS 
I 
Figure A.1 : EPIC Program Structure and Experimental Data Acquisition. 
occuring between trie cnroine mask and the wafer pattern are accounted 
for. 
1-0 simulation results generated by SUPREM can be added to the 
EPIC simulation grid using cubic spline interpolation and repeated 
througnout the 2-1) array. In this way, SUPREM becomes a subset of 
the EPIC simulator. i-D impurity profiles can also be fed to the 
program EPCAP for capacitance modelling. 
Wafer measurements are carried out by a variety of experimen-
tal techniques as summarised in table A-i. 
Simulation results and experimental measurements are stored in 
a central database and can be extracted for display on a grapnics 
terminal or hardcopy plotter. 2-0 distributions of impurities can 
be represented by contour plots or 3-0 isometric views. Contour 
plots are useful for quantitative analysis of impurity profiles, but 
isometric views show minima and maxima in distributions more clear-
ly. 
Execution times of simulation runs depend on tile number and 
complexity of process steps, and also on the number of grid points 
used. The analytical model for ion implantation and diffusion re-
quires less than one minute of CPU time. However, the simulation of 
a complete fabrication process in 2-0 requires several hours of CPU 
time. On the other hand, the fabrication of CMUS wafers normally 
takes at least three weeks and may disrupt production flow with 
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Measurements System 
1-D Impurity Profile SIMS (Loughborough Consultants Ltd) 
Hewlett-Packard HP4061 deep depletion C-V 
Film thickness Nanometrics Film Thickness Computer 
Hewlett-Packard HP4061 high frequency C-V 
Linewidth Nanometrics Critical Dimension Computer 
Vickers Image Splitting Microscope 
2-D Wafer Cross-Section Cambridge Instruments SEM 
MOSFET Electrical 	Data Keithley S300.Parametric 
TABLE A-i 	Measurement Systems for Wafer Analysis 
non-standard process steps. 
The integration of both process simulator and wafer measure-
ment equipment as part of a Computer-Aided-Engineering (CAE) data-
base system is important for production efficiency in VLSI. 
- 281 - 
REFERENCES 
R. Sugarman and P. Wallich, "The Limits to Simulation", 
IEEE Spectrum, April 1983, p  36. 
C. Hill and A.L. Butler, "Integrated Circuit Process 
Modelling", in Proc. of 13th European Solid State Device 
and Research Conference, Canterbury, England, 13-16 Sept, 
p161. 
3, 	R. Dutton "Modelling of the Silicon Integrated Circuit 
Design and Manufacturing Process," IEEE Trans. Electron 
Devices, Vol ED-3U, no. 9, p  968, Sept 1983. 
P.H. Singer, "Computerizing the Process Line : A Must 
for Automation", Semiconductor International, April 
1984, p  68. 
A.G. Buttar and J.M. Robertson, "Computer Simulation - 
The Key to Flexibility in CMOS Technology", Proc. of 
Technical Programme, Semiconductors '83 International, 
Birmingham, England, 27-29 Sept. 1983. 
J.A. Greenfield and R.W. Dutton, "Non-planar VLSI Device 
Analysis Using the Solution of Poisson's Equation", IEEE 
Trans. Electron Devices, Vol ED-27, no. 8, p  1520, Aug 
198U. 
S. Selberherr, A. Schutz and H.W. Potzl, "MINIMOS - A 
Two-Dimensional MOS Transistor Analyzer", IEEE Trans. 
- 282 - 
Electron Devices, Vol ED-27, no. 8, p 1540, Aug 1980. 
8. 	
L.W. Nagel and 0.00 Pederson, "Simulation Program with 
Integrated Circuit Emphasis (SPICE)", presented at the 
19th Midwest Symp. on Circuit Theory, Waterloo, Ont., 
Canada, April 1973. 
D.E. Ward and K. Uoganis, "Optimized Extraction of MOS 
Model Parameters", IEEE Trans. Computer-Aided Design of 
ICAS, Vol CAD-1, p 163, Oct 1982. 
S.M. flu and S. Schmidt, "Interactions in Sequential 
Diffusion Processes in Semiconductors" J. App]. Phys,, 
D.A. Antoniadis and R.W. Dutton, "Models for Computer 
Simulation of Complete IC Fabrication Processes", IEEE 
J. Solid-State Circuits, Vol SC-14, lo 2, p 412, April 1979. 
F.M. Wanlass and C.T. Sah, "Nanowatt Logic Using Field-
Effect Metal _Oxide_Semiconductor Triodes", in Proc. IEEE 
Solid State Circuits Conf., Philadelphia Pa., 1963, p 32. 
S.M. Sze, 'Physics of Semiconductor Devices', Wiley, 
2nd. edition, 1981. 
R.C. Jaeger, F.H. (iaensslen and S.E. Diehl, "An 
Efficient Numerical Algorithm for Simulation of MOS 
Capacitance", IEEE Trans. Computer-Aided Design of ICAS, 
Vol CAD-2, no 2, p 111, April 1983. 
- 283 - 
H.G. Lee and R.W. Dutton, "Two-Dimensional Low 
Concentration Boron Profiles: Modelling and Measure-
ment", IEEE Trans. Electron Devices, Vol ED-28, no 10, 
p 1136, Oct 1981. 
D. Chin, M.R. Kump, H.G. Lee and R.W. Dutton, 
"Process Design Using Two-Dimensional Process and 
Device Simulators", IEEE Trans. Electron Devices, 
Vol ED-29, no 2, p  336, Feb 1982. 
K.A. Salsburg and H.H. Hansen, "FEDSS - Finite 
Element Diffusion-Simulation System", IEEE Trans. 
Electron Devices, Vol ED-30, no 9, p  1004, Sept 1983. 
D. Collard, M. Lobet, J.N. Decarpigny and I. Desoutter, 
"Two-Dimensional Process Simulation Using a Quadratic 
Finite Element Discretisation. The Connection with 
Device Simulation", in Proc. Simulation of Semiconductor 
Devices and Processes Conf. (ed. K. Board and D.R.J. 
Owen), Swansea, 9-12 July 1984, Pineridge Press, p  488. 
K. Taniguchi, M. Kashiwaga and H. Iwai, "Two-Dimensional 
Computer Simulation Models for MUSLSI Fabrication 
Processes", IEEE Trans. Electron Devices, Vol ED-28, no 5, 
p 574, May 1981. 
W.D. Murphy, W.F. Hall and C.D. Maldonado, "Efficient 
Numerical Solution of Two-Dimensional Nonlinear Diffusion 
Equations with Non-Uniformly Moving Boundaries : A 
Versatile Tool for VLSI Process Modelling", Proc. NASECODE 
- 284 - 
II Conf. (ed. B.T. Browne and J.J.H. Miller), Dublin, 
17-19 June 1981, Boole Press, p  249. 
C. Maldonado, F.Z. Custode, S.A. Louie and R.K. Pancholy, 
"Two Dimensional Simulation of a 2-/fin CMOS Process Using 
ROMANS II", IEEE Trans. Electron Devices, Vol ED-30, no. 11, 
p 1462, Nov 1983. 
C.D. Maldonado, "ROMANS II 	A Two-Dimensional Process 
Simulator", Proc. Simulation of Semiconductor Devices and 
Processes Conf. (ed. K. Board and D.R.J. Owen), Swansea, 
9-12 July 1984, Pineridge Press, p  547. 
V. Vemuri and W.J. Karplus, 'Digital Computer Treatment of 
Partial Differential Equations', Prentice-Hall, New Jersey, 
1981. 
C.W. Gear, 'Numerical Initial Value Problems in Ordinary 
Differential Equations', Prentice-Hall, Englewood Cliffs, 
N. J. 
R. Tielert, "Two-Dimensional Numerical Analysis of 
Doping Processes", Proc. NASECODE II Conf. (ed. B.T. Browne 
and J.J.H. Miller), Dublin, 17-19 June 1981, Boole Press. 
R. Tielert, "Numerical Simulation of Impurity Redistribution 
Near Mask Edges", Proc. Process and Device Simulation for 
MOS-VLSI Circuits Conf. (ed. P. Antognetti), Sogesta, 
Urbino, Italy, 12-23 July 1982, Martinus Nijhoff, p 343. 
27. 	B.R. Penumalli, "Process Simulation in Two Dimensions", 
- 285 - 
ISSCC Dig. Tech. Papers, 1981, p  212. 
B.R. Penumalli, "Lateral Oxidation and Redistribution of 
Dopants", Proc. NASECODE II Conf. (ed. B.T. Browne and 
J.J.H. Miller), Dublin, 17-19 June 1981, Boole Press. 
B.R. Penumalli, "A Comprehensive Two-Dimensional VLSI 
Process Simulation Program, BICEPS", IEEE Electron 
Devices, Vol ED-30, no. 9, p 986, Sept 1983. 
A. Seidi, "A Multigrid Method for Solution of the 
Diffusion Equation in VLSI Process Modelling", IEEE 
Trans. Electron Devices, Vol ED-30, no. 9, p  999, 
Sept. 1983. 
A. Buttar and J. Robertson, "Control of Width Effects in 
Small Geometry CMOS Devices", Proc Simulation of Semi-
Conductor Devices and Processes Conf. (ed. K. Board and 
D.R.J. Owen), Swansea, 9-12 July1984, Pineridge Press, 
p547. 
M. Harnasaki, "On an Analytical Solution for Two-
Dimensional Diffusion of Silicon Self-Interstitials 
During Oxidation of Silicon", Solid State Electron., 
Vol 25, no. 1, p 1, Jan. 1982. 
A. Seidl, "Mathematical Implementation of Segregation 
Model for Two-Dimensional Process Simulation", IEEE 
Trans. Electron Devices, Vol ED-30, no. 6, p  722, 
June 1983. 
34. 	P.J. Roache, 'Computational Fluid Dynamics', Hermosa, 
Albuquerque, 1976. 
G.D. Smith, 'Numerical Solution of Partial Differential 
Equations : Finite Difference Methods', Clarendon Press, 
Oxford, 2nd. Edition, 1978. 
B.E. Deal and A.S. Grove, "General Relationship for 
the Thermal Oxidation of Silicon", J. Appl. Phys., Vol 
36, no. 12, p  3770, Dec. 1965. 
S. Ichikawa, "Computation of the Hydrodynamics of 2-D 
Oxidation Processes Using Boundary Fitted Co-ordinate 
Systems", Proc. Simulation of Semiconductor Devices 
and Processes Conf. (ed. K. Board and D.R.J. Owen), 
Swansea, 9-12 July 1984, Pineridge Press, p  538. 
D. Chin, S.Y. Oh, S.M. Hu, R.W. Dutton and J.L. Moll, 
"Two-Dimensional Oxidation", IEEE Trans. Electron 
Devices, Vol ED-30, no 7, p  744, July 1983. 
D. Chin, S.Y. Oh and R.W. Dutton, "A General Solution 
Method for Two-Dimensional Nonpianar Oxidation", IEEE 
Trans. Electron Devices, Vol ED-30, no 9, p  993, Sept 1983. 
W. Fichtner, "Process Simulation : Current Status and 
Future Needs", in Proc. Simulation of Semiconductor Devices 
and Processes Conf. (ed. K. Board and D.R.J. Owen), Swansea, 
9-12 July 1984, Pineridge Press, p  426. 
- 287 - 
S.M.-Hu, "Formation of Stacking Faults and Enhanced Diffusion 
in the Oxidation of Silicon", J. Appl. Phys., Vol 45, no 4, 
p 1567, April 1974. 
R.B. Fair, "Oxidation, Impurity Diffusion, and Defect 
Growth in Silicon - An Overview", J. Electrochem. Soc., 
Vol 128, no 6, p  1360, June 1981. 
P.P. Wang, "Device Characteristics of Short-Channel 
and Narrow-Width MJSFET's", IEEE Trans. Electron Devices, 
Vol ED-25, no 7, p  779, July 1978. 
D. Takacs, W. Muller and U. Schwabe, "Electrical Measurement 
of Feature Sizes in MOS Si 2-Gate VLSI Technology", IEEE 
Trans. Electron Devices, Vol ED-27, no 8, p  1368, Aug 1980. 
Y.R. Ma and K.L. Wang, "A New Method to Electrically 
Determine Effective MOSFET Channel Width", IEEE Trans. 
Electron Devices, Vol ED-29, no 12, p 1825, Dec 1982. 
K.O. Jeppson, "Influence of the Channel Width on the 
Threshold Voltage Modulation in MOSFET's", Electron. Lett., 
vol 11, no 14, p  297, July 1975. 
K.E. Kroe1l and G.K. Ackermann, "Threshold Voltage of 
Narrow Channel Field Effect Transistors", Solid-State 
Electron., Vol 19, p77, Jan 1976. 
C. Mead and L. Conway, "Introduction to VLSI Systems", 
Addison-Wesley, 1980. 
- 288 - 
R.F. Lyon, "Simplified Design Rules for VLSI Layouts", 
Lambda, first quarter 1981, p  54. 
K.Y. Chiu, J.L. Moll and J. Manolin, "A Bird's Beak 
Free Local Oxidation Technology Feasible for VLSI 
Circuits Fabrication", IEEE Trans. Electron Devices, 
Vol ED-29, no 4, p  536, April 1982. 
K.Y. Chiu, J.L. Moll, K.M. Cham, J. Lin, C. Lage, 
S. Angelos and R.L. Tillman, "The Sloped-Wall SWAMI - 
A Defect-Free Zero Bird's Beak Local Oxidation Process 
for Scaled VLSI Technology", IEEE Trans. Electron Devices, 
Vol ED-30, no 11, p  1506, Nov. 1983. 
A.B. Glaser and G.E. Subak-Sharpe, 'Integrated Circuit 
Engineering', Addison-Wesley, 1977. 
S. Furukawa, H. Matsumara and H. Ishiwara, "Theoretical 
Considerations on Lateral Spread of Implanted Ions", 
Jap. J. Appl. Phys., Vol 11, no 2, p  134, Feb 1972. 
H. Runge, "Distribution of Implanted Ions Under 
Arbitrarily Shaped Mask Edges", Phys. Stat. Sol. (a), 
Vol 39, p  595, 1977. 
C.R. Wylie, 'Advanced Engineering Mathematics', McGraw-Hill, 
Kogakusha, 1975. 
H. Carsiaw and J. Jaeger, 'Conduction of Heat in 
Solids', Oxford 1959. 
- 289 - 
57. 	D.P. Kennedy and R.R. O'Brien, "Analysis of the Impurity 
Atom Distribution Near the Diffusion Mask for a Planar 
p-n Junction", IBM J. Res. Dev., Vol 9, p 179, May 1965. 
J.P. Krusius, J. Nulman, J.V. Faricelli and J. Frey, 
"Two- and Three-Dimensional Analytical Solutions for 
Post-Anneal Implant Profiles Through Arbitrary Mask 
Edges", IEEE Trans. Electron Devices, Vol ED-29, no 3, 
p 435, March 1982. 
C.L. Yaws, L.L. Dickens, R. Lutwack and G. Hsu, 
"Semiconductor Industry Silicon : Physical and Thermo-
dynamic Properties", Solid State Tech., Vol 24, no 1, 
p 87, Jan 1981. 
R.T. Fulks, C.J. Russo, P.R. Hanley and T.I. Kamins, 
"Rapid Isothermal Annealing of Ion Implantation Damage 
Using a Thermal Radiation Source", Appl. Phys. Lett., 
Vol 39, no 8, p  605, Oct. 1981. 
M.V. Allnien, "Coupling of Beam Energy to Solids", in 
Laser and Electron Beam Processing of Materials, 
Academic Press, 1980. 
H. Ahmed and R.A. McMahon, "Applications of Electron 
Beams to Semiconductor Device Fabrication", in Proc. 
Microsc. Seniicond. Mater. Conf., Oxford, 6-10 April 1981. 
L.G. Pittaway, "The Temperature Distributions in Thin 
Foil and Semi-Infinite Targets Bombarded by an Electron 
- 290 - 
Beam', Brit. J. Appi. Phys., Vol 15, p  967, 1964. 
A. Neukermans and W. Saperstein, "Modelling of Beam 
Voltage Effects in Electron-Beam Annealing", J. Vac. 
Sd. Technol., Vol 16, no 6, p  1847, Nov/Dec 1979. 
A.W. Wieder, C. Werner and J. Harter, "Design Model for 
Bulk CMOS Scaling Enabling Accurate Latch-up", IEEE Trans. 
Electron Devices, vol ED-30, no 3, p  240, Mar 1983. 
R.C.-Y. Fung and J.L. Moll, "Latchup Model for the Parasitic 
p-n-p-n Path in Bulk CMOS", IEEE Trans. Electron Devices, 
Vol ED-31, no 1, p  113, Jan 1984. 
G.J. Hu, "A Better Understanding of CMOS Latch-up", 
IEEE Trans. Electron Devices, Vol ED-31, no 1, p  62, 
Jan 1984. 
D. Takacs, C. Werner, J. Harter and U. Schwabe, "Surface 
Induced Latch-up in VLSI CMOS Circuits", IEEE Trans. 
Electron. Devices, Vol ED-31, no 3, p  279, Mar 1984. 
Y. El-Mansy, "MOS Device and Technology Constraints in 
VLSI", IEEE Trans. Electron Devices, Vol ED-29, no 4, 
p 567, Apr. 1982. 
E. Takeda, H. Kume, T. Toyabe and S. Asai, 
"Submicrometer MOSFET Structure for Minimizing Hot 
Carrier Generation", IEEE Trans. Electron Devices, 
Vol ED-29, no 4, p  611, April 1982. 
- 291 - 
G. Merckel, "Short Channels. Scaled Down MOSFET's", 
in Proc. NATO Process and Device Modelling for 
Integrated Circuit Design Conf., Louvain-La-Neuve, 
Belgium, 19-29 July 1979, Noordhoff, p  705. 
S.P. Murarka, "Refractory Suicides for Integrated 
Circuits", J. Vac. Sd. Technol., Vol 17, p  775, 
July/Aug 1980. 
J.Y.-T. Chen and D.B. Rensch, "The Use of Refractory 
Metal and Electron-Beam Sintering to Reduce Contact 
Resistance for VLSI", IEEE Trans. Electron Devices, 
Vol ED-30, no 11, p  1542, Nov 1983. 
B.C. Burkey, G. Lubberts, E.A. Trabka and T.J. Tredwell, 
"Channel Potential and Channel Width in Narrow Buried-
Channel MOSFET's", IEEE Trans. Electron Devices, Vol ED-31, 
no 4, p  423, April 1984. 
Y.-S. Shin and C.-K. Kim, "A Two-Dimensional Model for 
the Excess Interstitial Distribution in Silicon During 
Thermal Oxidation", IEEE Trans. Electron Devices, Vol ED-31, 
no 6, p  797, June 1984. 
A.G. Buttar, M.N. Kozicki and J.M. Robertson, "Temper-
ature Modelling for Transient Annealing", in Proc. 8th 
Symposium on Solid State Device Technology, Canterbury, 
Kent, 13-16 Sept 1983, The Inst. of Physics. 
M.N. Kozicki, 'Conductivity Studies of Polycrystalline 
- 292 - 
Silicon', PhD Thesis, Edinburgh University, 1984. 
G.M. Phillips and P.J. Taylor, 'Theory and Applications 
of Numerical Analysis', Academic Press, 1973. 
J. Lindhard, M. Scharff and H. Schiott, "Range Concepts 
and Heavy Ion Ranges", Mat.-Fys. Med. Dan. Vid. Seisk, 
Vol 33, no 14, p  1, 1963. 
J.F. Gibbons, W.S. Johnson and S.W. Mylroie, 
'Projected Range Statistics', Halstead Press, 2nd 
Edition, 1975. 
H. Ryssel, K. Haberger, K. Hoffman, G. Prinke, R. Dumcke 
and A. Sachs, "Simulation of Doping Processes", IEEE 
Trans. Electron Devices, Vol ED-27, no 8, p 1484, Aug 1980. 
W.K. Hofker, "Implantation of Boron in Silicon", Philips 
Res. Repts. Suppl. no 8, 1975. 
L. Risch, C. Werner, W. Muller and A.W. Weider, "Deep 
Implant 1-pm MOSFET Structure with Improved Threshold 
Control for VLSI Circuitry", IEEE Trans. Electron Devices, 
Vol ED-29, no 4, p 601, April 1982. 
M.Y. Tsai, B.G. Streetman, R.J. Blattner and C.A. Evans, 
"Study of Surface Contamination Produced During High 
Dose Ion Implantation", J. Electrochem. Soc., Vol 126, 
no 1, p 9, Jan 1979. 
P. Blood, G. Dearnley and M.A. Wilkins, "The Origin of 
- 293 - 
Non-Gaussian Profiles in Phosphorus Implanted Silicon", 
J. Appl. Phys., Vol 45, no 12, p 5123, Dec 1974. 
T. Hirao, G. Fuse, K. Inoue, S. Takayanagi, V. Yaegashi 
and S. Ichikawa, "Electrical Properties of Si Implanted 
with As through Si0 2 Films", J. Appi. Phys. Vol 51, 
no 1, p 262, Jan 1980. 
L.A. Christel, J.F. Gibbons and S. Mylroie, "An Appli- 
cation of the Boltzmann Transport Equation to Ion Range 
and Damage Distributions in Multilayered Targets", J. 
Appi. Phys., Vol 51, no 12, p 6176, Dec 1980. 
J.P. Biersack and L.G. Hagymark, "A Monte Carlo Computer 
Program for the Transport of Energetic Ions in Amorphous 
Targets", Nuci. Inst. and Methods, Vol 174,.p 257, 1980. 
W.P. Peterson, W. Fichtner and E.H. Grosse, "Vector-
ized Monte Carlo Calculation for the Transport of Ions 
in Amorphous Targets", IEEE Trans. Electron Devices, 
Vol ED-30, no 9, p  1011, Sept 1983. 
A.M. Mazzone and G. Rocca, "Three-Dimensional Monte 
Carlo Simulations - Part 1 : Implanted Profiles for 
Dopants in Submicron Device", IEEE Trans. Computer-Aided 
Design of ICAS, Vol CAD-3, no 1, p 64, Jan 1984. 
T. Sakurai, H. Kawata, T. Sato, T. 1-lisatsugu, H. Hashimoto 
and T. Furuya, "Lateral Spread of P Ions Implanted 
in Silicon Through the Si0 2 Mask Window", J. Appi. Phys., 
- 294 - 
Vol 50, no 3, p  1287, March 1979. 
H. Ryssel and K. Hoffman, "Ion Implantation", in Proc. 
Process and Device Simulation for MOS-VLSI Circuits Conf. 
(ed. P. Antognetti), Sogesta, Urbino, Italy, 12-23 July 
1982, Martinus Nijhoff, p  125. 
S. Furukawa and H. Ishiwara, "Range Distribution Theory 
Based on Energy Distribution of Implanted Ions", J. 
App]. Phys., Vol 43, no 3, p  1268, March 1972. 
R. Tielert, "Two-Dimensional Numerical Simulation of 
Impurity Redistribution in VLSI Processes", IEEE Trans. 
Electron Devices, Vol ED-27, no 8, p  1479, Aug 1980. 
O.K. Brice, "Recoil Contribution to Ion Implantation 
Energy Deposition Distributions", J. Appi. Phys., Vol 46, 
no 8, p  3385, Aug 1975 
C.R. Helms, "Materials Characterisation", in Proc. Process 
and Device Simulation for MOS-VLSI Circuits Conf. (ed. 
P. Antognetti), Sogesta, Urbino, Italy, 12-23 July 1982, 
Martinus Nijhoff, p  125. 
D.A. Antoniadis and R.W. Dutton, "Simulation of Inte-
grated Circuit Fabrication Processes", in Proc. Process 
and Device Modelling for Integrated Circuit Design Conf., 
Louvain-la-Neuve, Belgium, 19-29 July 1977, Noordhoff, p  837. 
A. de Salvo and R. Rosa, "A Comprehensive Computer Program 
for Ion Penetration in Solids", Radiat. Eff. Vol 47, p  117, 
- 295 - 
1980. 
P.P. Wang, "Double Boron Implant Short-Channel MOSFETU, 
IEEE Trans. Electron Devices, Vol ED-24, no 3, p  196, March 1977. 
J. Gibbons and S. Mylroie, "Estimation of Impurity Profiles 
in Ion-Implanted Amorphous Targets Using Joined Half-Gaussian 
Distributions", Appi. Phys. Letts., Vol 22, no 11., p 568, June 
1973. 
J.P. Biersack and J.F. Ziegler, "The Stopping and Range of 
Ions in Solids", in Ion Implantation Techniques, ed. H. Ryssel 
and H. Glawischnig, Springer-Verlag, Berlin, p  122, 1975. 
J.P. Biersack and J.F. Ziegler, "The Calculation of 
Ion Ranges in Solids with Analytical Solutions", ibid., 
p 157, 1975. 
H. Ryssel, "Range Distributions", ibid., p  177, 1975. 
P. Eichingerand H. Ryssel, "Non-Electrical Measuring 
Techniques", ibid., p  255, 1975. 
T.I. Kamins and B.E. Deal, "Silicon Epitaxy and 
Oxidation", in Proc. Process and Device Modelling for 
Integrated Circuit Design Conf., Louvain-la-Neuve, 
Belgium, 19-29 July, 1977, Noordhoff, p  57. 
J.D. Plummer and B.E. Deal, "Thermal Oxidation: Kinetics, 
Charges, Physical Models, and Interaction with Other 
Processes in VLSI Devices", in Proc. Process and Device 
- 296 - 
Simulation for MOS-VLSI Circuits Conf. (ed. P. Antognetti), 
Sogesta, Urbino, Italy, 12-23 July 1982, Martinus Nijhoff, 
p 48. 
L.E. Katz, "Oxidation", in VLSI Technology (ed. S.M. Sze), 
McGraw- Hill, 1983, p  131. 
J. Blanc, uA Revised Model for the Oxidation of Si by 
Oxygen", App]. Phys. Letts., Vol 33, no 5, p  424, Sept 
1978. 
E.A. Irene, "Silicon Oxidation Studies : Some Aspects 
of the Initial Oxidation Regime", J. Electrochem. Soc., 
Vol 125, no 10, p  1708, Oct 1978. 
W.A. Tiller, "On the Kinetics of the Thermal Oxidation 
of Silicon. 1. A Theoretical Perspective", J. Electrochem. 
Soc., Vol 127, no 3, p  619, March 1980. 
B.E. Deal, "Thermal Oxidation of Silicon in Pyrogenic H 2 
 0 
and 5% HC1/H 20 Mixtures", J. Electrochem. Soc., Vol 125, 
no 4, p  576, April 1978. 
B.E. Deal, "Standardized Terminology for Oxide Charges 
Associated with Thermally Oxidized Silicon", IEEE Trans. 
Electron Devices, Vol ED-27, no 3, p  606, March 1980. 
Y.J. Van der Meulen, "Kinetics of Thermal Growth of 
Ultra-Thin Layers of Si0 2 on Silicon. Part 1. 
Experiment", J. Electrochem. Soc., Vol 119, no 4, p  530, 
April 1972. 
- 297 - 
114. 	R. Chez and Y.J. Van der Meulen, "Kinetics of Thermal 
Growth of Ultra-Thin Layers of 5102  on Silicon. 
Part 2. Theory", J. Electrochem. Soc., Vol 119, no 8, 
p 1100, Aug 1972. 
S.M. Hu, "New Oxide Growth Law and the Thermal Oxidation 
of Silicon", Appl. Phys. Lett., no 10, Vol 42, p  872, May 
1983. 
H. Shiraki, "Stacking Fault Generation, Suppression and 
Grown-In Defect Elimination in Dislocation Free Silicon 
Wafers by HCl Oxidation", Jap. J. App]. Phys., Vol 15, 
no 1, p  1, Jan 1976. 
D.W. Hess and B.E. Deal, "Kinetics of the Thermal Oxidation 
of Silicon in 0 2/HC1 Mixtures", J. Electrochem. Soc., 
Vol 124, no 5, p  735, May 1977. 
B.E. Deal, "Thermal Oxidation of Silicon in Pyrogenic H 2 
 0 
and 5% HC1/H20 Mixtures", J. Electrochem. Soc., Vol 125, 
no 4, p  576, April 1978. 
B.R. Singh and P. Balk, "Thermal Oxidation of Silicon in 
02 - Trichloroethy]ene", J. Electrochem. Soc., Vol 126, 
no 7, p  1288, July 1979. 
E.A. Irene, "The Effects of Trace Amounts of Water on the 
Thermal Oxidation of Si in Oxygen", J. Electrochem. Soc., 
Vol 121, no 12, p  1613, Dec 1974. 
M.M. Atalla and E. Tannenbaum, "Impurity Redistribution and 
-298- 
Junction Formation in Silicon by Thermal Oxidation", Bell 
Syst. Tech. J., Vol 39, p  933, July 1960. 
J.F. Gotzlich, K. Haberger, H. Ryssel, H. Kranz and E. 
Traumuller, "Dopant Dependence of the Oxidation Rate of 
Ion Implanted Silicon", Radiat. Elf., Vol 47, p 203, 1980. 
N. Tsubouchi, H. Miyoshi, H. Abe and T. Enomoto, "The 
Applications of High Pressure Oxidation Process to the 
Fabrication of MOS LSI", IEEE Trans. Electron Devices, Vol 
ED-26, no 4, p  618, April 1979. 
L.E. Katz, B.F. Howells, L.P. Adda, T. Thompson and D. 
Carlson, "High Pressure Oxidation of Silicon by the Pyro-
genic or Pumped Water Technique", Solid State Technol., 
Vol 24, p  87, 1981. 
R.R. Razouk, L.N. Lie and B.E. Deal, "Kinetics of High 
Pressure Oxidation of Silicon in Pyrogenic Steam", 
J. Electrochem. Soc., Vol 128, no 10, p  2214, Oct 1981. 
T.I. Kamins, "Oxidation of Phosphorus-Doped Low Pressure 
and Atmospheric Pressure CVD Polycrystalline Silicon Films", 
J. Electrochem. Soc., Vol 126, no 5, p 838, May 1979. 
J.C.C. Tsai, "Diffusion", in VLSI Technology (ed. S.M. Sze), 
McGraw-Hill, 1983, p 131. 
T. Qhzone, H. Shimura, K. Tsuji and T. Hirao, "Silicon-
Gate N-well CMOS Process by Full Ion Implantation Tech-
nology", IEEE Trans. Electron Devices, Vol ED-27, no 9, 
- 299 - 
p 1789, Sept 1980. 
A.H. Marshak and R. Shrivastava, "On Threshold and Flat- 
band Voltages for MOS Devices with Polysilicon Gate and 
Non-Uniformly Doped Substrate", Solid-State Electron., 
Vol 26, no 4, p  361, 1983. 
H.S. Rupprecht, "Diffusion Phenomena in Silicon", in Proc. 
Process and Device Modelling for Integrated Circuit 
Design Conf., Louvain-la-NeuVe, Belgium, 19-29 July 1977, 
Noordhoff, p 33. 
D.A. Antoniadis, "Diffusion in Silicon", in Proc. Process 
and Device Simulation for MOS-VLSI Circuits Conf. (ed. 
P. Antognetti), Sogesta, Urbino, Italy, 12-23 July 1982, 
Martinus Nljhoff, p 1. 
U. Gosele and H. Strunk, "High Temperature Diffusion of 
Phosphorus and Boron in Silicon Via Vacancies or Via 
Self-Interstitials?", Appi. Phys., Vol 20, p 265, 1979. 
J. Crank, 'The Mathematics of Diffusion', Oxford University 
Press, London, 1957. 
M. Okamura, "Boron Diffusion into Silicon Using Elemental 
Boron", Jap. J. Appi. Phys., Vol 8, no 12, p 1440, Dec 1969. 
A.M.R. Lin, D.A. Antoniadis and R.W. Dutton, "The Oxidation 
Rate Dependence of Oxidation-Enhanced Diffusion of Boron 
and Phosphorus in Silicon", J. Electrochem. Soc., Vol 128, 
no 5, p  1131, May 1981. 
- 300 - 
D.A. Antoniadis, A.G. Gonzalez and R.W. Dutton, "Boron 
in Near Intrinsic (100) and (111) Silicon Under Inert 
and Oxidising Ambients - Diffusion and Segregation", J. 
Electrochem. Soc., Vol 125, no 5, p 813, May 1978. 
C. Hill, "Diffusion Behaviour Modified by Processing 
Conditions", in 'Device Impact of New Microfabrication 
Technologies', Summer Course, Leuven University, Heverlee, 
Belgium, 2-6 June 1980. 
A. Fick, Ann. Phys. Leipzig, Vol 170, p 59, 1855. 
G. Masetti, S. Solmi and G. Soncini, "On Phosphorus 
Diffusion in Silicon Under Oxidizing Atmospheres", Solid 
State Electron., Vol 16, p 1419, 1973. 
R.B. Fair and J.C.C. Tsai, "A Quantitative Model for 
the Diffusion of Phosphorus in Silicon and the Emitter 
Dip Effect", J. Electrochem. Soc., Vol 124, no 7, p 1109 5, 
July 1977. 
B.J. Masters and J.M. Fairfield, "Arsenic Isoconcentration 
Diffusion Studies in Silicon", J. Appl. Phys., Vol 40, no 6, 
p 2390, May 1969. 
T.C. Chiu and H.N. Ghosh, "A Diffusion Model for Arsenic 
in Silicon", IBM J. Res. 0ev., Vol 15, p 472, Nov 1971. 
H. Shibayama, H. Masaki, H. Ishikawa and H. Hashimoto, 
"Emitter Dip Effect by Low Temperature Heat Treatment 
of Arsenic-Diffused Layer", U. Electrochem. Soc., Vol 123, 
- 301 - 
no 5, p  742, May 1976. 
R.B. Fair and J.C.C. Tsai, "The Diffusion of Ion Implanted 
Arsenic in Silicon", J. Electrochem. Soc., Vol 122, no 12, 
p 1689, Dec 1975. 
W.G. Allen and K.V. Anard, "Orientation Dependence of the 
Diffusion of Boron in Silicon", Solid State Electron., 
Vol 14, p  397, 1971. 
Y.Y. Tan and U. Gosele, "Oxidation Enhanced or Retarded 
Diffusion and the Growth or Shrinkage of Oxidation-
Induced Stacking Faults in Silicon", Appl. Phys. Lett., 
Vol 40, no 7, p  616, April 1982. 
K. Taniguchi, K. Kurosawa and M. Kashiwaga, "Oxidation 
Enhanced Diffusion of Boron and Phosphorus in (100) 
Silicon", J. Electrochem. Soc., Vol 127, no 10, p  2243, 
Oct 1980. 
D.A. Antoniadis, A.M. Lin and R.W. Dutton, "Oxidation 
Enhanced Diffusion of Arsenic and Phosphorus in Silicon 
by Thermal Oxidation", Appi. Phys. Lett., Vol 33, no 12, 
p 1030, Dec 1978. 
V. Ishikawa, V. Sakina, H. Tanaka, S. Matsumoto and 
T. Niimi, "The Enhanced Diffusion of Arsenic and Phos-
phorous in Silicon by Thermal Oxidation", J. Electrochem-
Soc., Vol 129, no 3, p  644, March 1982. 
C.F. Gibbon, E.I. Povilonis and D.R. Ketchow, "The 
- 302 - 
Effect of Mask Edges on Dopant Diffusion into Semiconductors", 
J. Electrochem. Soc., Vol 119, no 6, p 767, June 1972. 
A.M. Lin, R.W. Dutton and D.A. Antoniadis, "The Lateral 
Effect of Oxidation on Boron Diffusion in (100) Silicon", 
Appi. Phys. Lett., Vol 35, no 10, p 799, Nov 1979. 
D.A. Antoniadis and I. Moskowitz, "Diffusion of Sub-
stitutional Impurities in Silicon at Short Oxidation 
Times : An Insight into Point Defect Kinetics", J. 
App]. Phys., Vol 53, no 10, p 6788, Oct 1982. 
M. Ghezzo and D.M. Brown, "Diffusivity Summary of B, 
Ga, P, As and Sb in Si0 2", J. ElectroChern. Soc., 
Vol 120, no 1, p 146, Jan 1973. 
Y. Wada and D.A. Antoniadis, "Anomalous Arsenic 
Diffusion in Silicon Dioxide", J. ElectroChem. Soc., 
Vol 128, no 6, p 1317, June 1981. 
A.S. Grove, 0. LeistikO and C.T. Sah, "Redistribution 
of Acceptor and Donor Impurities During Thermal 
Oxidation of Silicon", J. App]. Phys., Vol 35, no 9, 
p 2695, Sept 1964. 
S.P. Muraka, "Diffusion and Segregation of Ion-Implanted 
Boron in Silicon in Dry Oxygen Ainbients", Phys. Rev. B, 
Vol 12, p 2502, 1975. 
J.W. Colby and L.E. Katz, "Boron Segregation at S'-S'02 
Interface as a Function of Temperature and Orientation", 
- 303 - 
J. Electrochem. Soc., Vol 123, no 3, p  409, March 1976. 
R.B. Fair and J.C.C. Tsai, "Theory and Direct Measure-
ment of Boron Segregation in Si02 during Dry, Near 
Dry and Wet 02  Oxidation", J. Electrochem. Soc., 
Vol 125, no 12, p  2050, Dec 1978. 
M. Av-Ron, M. Shatzkes and P.J. Burkhardt, "Distri-
bution of Dopant in Si0 2 - Si", J. Appi. Phys., 
Vol 47, no 7, p  3159, July 1976. 
J.S.T. Huang and L.C. Welliver, "On the Redistribution 
of Boron in the Diffused Layer During Thermal Oxidation", 
J. Electrochem. Soc., Vol 117, no 12, p  1577, Dec 1970. 
D.A. Antoniadis, M. Rodini and R.W. Dutton, "Impurity 
Redistribution in Si0 2-Si During Oxidation : A 
Numerical Solution Including Interfacial Fluxes", 
J. Electrochem. Soc., Vol 126, no 11, p  1939, Nov 1979. 
H.-G. Lee, R.W. Dutton and D.A. Antoniadis, "On 
Redistribution of Boron During Thermal Oxidation of 
Silicon", J. Electrochem. Soc., Vol 126, no 11, 
p 2001, Nov 1979. 
J. Nilibrand and R.D. Gold, "Determination of the 
Impurity Distribution in Junction Diodes from 
Capacitance-Voltage Measurements", RCA Rev., Vol 21, 
p 245, 1960. 
164. 	D.P. Kennedy, P.C. Murley and W. Kleinfelder, "On 
- 304 - 
the Measurement of Impurity Atom Distributions in 
Silicon by the Differential Capacitance Technique", 
IBM J. Res. Dev., Vol 12, p  399, Sept 1968. 
D.P. Kennedy and R.R. O'Brien, "On the Measurement 
of Impurity Atom Distributions by the Differential 
Capacitance Technique", IBM J. Res. 0ev., Vol 13, p  212, 
March 1969. 
B.R. Chawla and H.K. Gummel, "Transition Region Capacit-
ance of Diffused p-n Junctions", IEEE Trans. Electron. 
Devices, Vol ED-18, no 3, p  178, March 1971. 
R.A. Moline, "Ion-Implanted Phosphorus in Silicon 
Profiles Using C-V Analysis", J. Appl. Phys., Vol 42, 
no 9, p  3553, Aug 1971. 
W.C. Johnson and P.T. Panousis, "The Influence of 
Debye Length on the C-V Measurement of Doping 
Profiles", IEEE Trans. Electron Devices, Vol ED-18, no 10, 
p 965, Oct 1971. 
D.M. Brown, R.J. Connery and P.V. Gray, "Doping Profiles 
by MOSFET Deep Depletion C(V)", Chemisorption Reactions, 
Vol 122, p  121, 1975. 
C.P. Wu , E.C. Douglas and L.W. Mueller, "Limitations 
of the CV Technique for Ion Implanted Profiles", IEEE 
Trans. Electron. Devices, Vol E0-22, no 6, p  319, June 1975. 
D.L. Rehrig and C.W. Pearce, "Production Mercury Probe 
- 305 - 
Capacitance-Voltage Testing", Semicond. mt., Vol 3, p  151, 
1980. 
C.L. Wilson,"Correction of Differential Capacitance 
Profiles for Debye Length Effects", IEEE Trans. Electron 
Devices, Vol ED-27, Vol 12, p  2262, Dec 1980. 
S.T. Lin, "Simultaneous Determination of Minority 
Carrier Lifetime and Deep Doping Profile Using a Double 
Sweep MOS-C Technique", IEEE Trans. Electron Devices, Vol 
ED-30, no 1, p  60, Jan 1983. 
B. Prince and G. Due-Gundersen, 'Semiconductor Memories', 
Wiley, 1983. 
K. Lehovec and A. SIobodskoy, "Diffusion of Charged 
Particles into a Semiconductor Under Consideration of the 
Built-In Field", Solid State Electron., Vol 3, p  45, 1961. 
R.L. Longini and R.F. Green, "Ionization Interaction Between 
Impurities in Semiconductors and Insulators", Phys. Rev., 
Vol 102, p  992, 1956. 
D. Shaw, "Self and Impurity Diffusion in Ge and Si", 
Phys. Stat. Sol. B, Vol 72, p  11, 1975. 
S.M. Hu and S. Schmidt, "Interactions in Sequential 
Diffusion Processes in Semiconductors", J. Appi. Phys., 
Vol 39, no 9, p  4272, Aug 1968. 
R.S. Ferguson, private communication. 
- 306 - 
180. 	R. Tielert, "Two-Dimensional Numerical Simulation of 
Impurity Redistribution in VLSI Processes", IEEE Trans. 
Electron Devices, Vol ED-27, no 8, p  1479, Aug 1980. 
C.P. Ho, J.D. Plummer, S.E. Hansen and R.W. Dutton, 
"VLSI Process Modelling - SUPREM III", IEEE Trans. 
Electron Devices, Vol ED-30, no 11, p 1438, Nov 1983. 
F.A. Trumbore, "Solid Solubilities of Impurity Elements 
in Germanium and Silicon", Bell Syst. Tech. J., Vol 39, 
no 1, p 205, Jan 1960. 
F.J. Morin and J.P. Maita, "Electrical Properties of 
Silicon Containing Arsenic and Boron", Phys. Rev., 
Vol 96, p  28, 1954. 
J.W. Slotboom, "The pn Product in Silicon", Solid 
State Electron., Vol 20, p  279, 1977. 
H. Ryssel, K. Muller, K. Haberger, R. Henkelmann and 
F. Jahnel, "High Concentration Effects of Ion Implanted 
Boron in Silicon", Appl. Phys., Vol 22, p  35, 1980., 
M.Y. Tsai, F.F. Morehead and J.E.E. Baglin, 
"Shallow Junctions by High-Dose As Implants in Si: 
Experiments and Modelling", J. Appi. Phys., Vol 51, 
no 6, p  3230, June 1980. 
H. Sunami, "Thermal Oxidation of Phosphorus-Doped 
Polycrystalline Silicon in Wet Oxygen", J. Electrochem. 
Soc., Vol 125, no 6, p  892, June 1978. 
- 307 - 
H. Ryssel, "Implantation and Diffusion Models for Process 
Simulation", in Proc. VLSI Process and Device Modelling 
Conf., Heverlee, Belgium, 7-10 June 1983, ed. K.M. De 
Meyer. 
R.B. Fair, "Concentration Profiles of Diffused Dopants 
in Silicon", in 'Impurity Doping Processes in Silicon', 
ed. F.F.Y. Wang, North-Holland, 1981. 
R.O. Schwenker, E.S. Pan and R.F. Lever, "Arsenic 
Clustering in Silicon", J. Appl. Phys., Vol 42, 
no 8, p  3195, July 1971. 
R.B. Fair and G.R. Weber, "Effect of Complex Formation 
on Diffusion of Arsenic in Silicon", J. Appi. Phys., 
Vol 44, no 1, p  273, Jan 1973. 
E. Guerrero, H. Potzl, R. Tielert, M. Grasserbauer and 
G. Stingeder, "Generalized Model for the Clustering 
of As Dopants in Si", J. Electrochem. Soc., Vol 129, 
no 8, p  1826, Aug 1982. 
T.I. Kamins, J. Manolin and R.N. Tucker, "Diffusion 
of Impurities in Polycrystalline Silicon", J. Appi. 
Phys., Vol 43, no 1, p  83, Jan 1972. 
M.M. Mandurah, K.C. Saraswat, C.R. Helms and T.I. 
Kamins, "Dopant Segregation in Polycrystalline 
Silicon", J. App]. Phys., Vol 51, no 11, p  5755, Nov 
1980. 
195. 	R. Reif, T. Kamins and K.C. Saraswat, "A Model for Dopant 
Incorporation into Growing Silicon Epitaxial Films. I. 
Theory", J. Electrochem. Soc., Vol 126, no 4, p 644, Apr 1979. 
R. Reif, T.I. Kamins and K.C. Saraswat, "A Model for Dopant 
Incorporation into Growing Silicon Epitaxial Films. II. 
Comparison of Theory and Experiment", J. Electrochem. Soc., 
Vol 126, no 4, p 653, Apr 1979. 
W. Kern and G.L. Schnable, "Low Pressure Chemical Vapour 
Deposition for Very Large Scale Integration Processing - 
A Review", IEEE Trans. Electron Devices, Vol ED-26, no 4, 
p 647, Apr 1979. 
G.E. Smith and A.J. Stecki, "RECIPE - A Two-Dimensional 
VLSI Process Modelling Program", IEEE Trans. Electron 
Devices, Vol ED-29, no 2, p 216, Feb 1982. 
E. Caquot and A. Marrocco, "Numerical Simulation with 
Finite Elements of Non-linear Impurity Diffusion in 
Silicon", in Proc. NASECODE II Conf (ed. B.T. Browne 
and J.J.H. Miller), Dublin, 17-19 June 1981, Boole Press, 
p 166. 
20U. 	J. Crank, 'Mathematics of Diffusion', 2nd edition, 
Clarendon Press, Oxford, 1975. 
201. 	L. Fox, 'Numerical Solution of Ordinary and Partial 
Differential Equations', Pergamon Press, 1962. 
202. 	M. Kump and R.W. Dutton, "Two-Dimensional Process 
- 309 - 
Simulation - SUPRA", in Proc. Process and Device Simul-
ation for MOS-VLSI Circuits Conf. (ed P. Antognetti), 
Sogesta, Urbino, Italy, 12-23 July 1982, Martinus NijhOff, 
p 304. 
J. Crank and P. NicolSOn, "A Practical Method for 
Numerical Evaluation of Solutions of Partial Differential 
Equations of the Heat Conduction Type", Proc. Camb. Phil. 
Soc., Vol 43, p  50, 1947. 
D.W. Peaceman and H.H. Rachford, "The Numerical Solution 
of Parabolic and Elliptic Differential Equations", J. Soc. 
Indust. Appl. Maths., Vol 3, p 28, 1955. 
O.B. Widlund, "On Difference Methods for Parabolic 
Equations and Alternating Direction Implicit Methods for 
Elliptic Equations", IBM J. Res. 0ev., Vol 11, p 239, 
Mar 1967. 
S. McKee and A.R. Mitchell, "Alternating Direction 
Methods for Parabolic Equations in Two Space Dimensions 
with a Mixed Derivative", Computer J., Vol 13, no 1, p 81, 
1970. 
A. Buo.nomo and C. Di Dello, "Two Dimensional Numerical 
Analysis of Impurity Atom Diffusion in Semiconductors", 
IEEE Trans. Electron Devices, Vol ED-3D, no 7, p  857, 
July 1983. 
R.B. Kellog, "A Nonlinear Alternating Direction Method", 
- 310 - 
Maths. of Computation, Vol 23, no 105, p 23, 1969. 
T.E. Seidel, "Channeling of Implanted Phosphorus 
Through Polycrystalline Silicon", Appl. Phys. Lett., 
Vol 36, no 6, p 447. Mar 1980. 
K. Terada and H. Muta, A New Method to Determine 
Effective MOSFET Channel Length", Jap. J. Appi. Phys., 
Vol 18, no 5, p 953, May 1979- 
J.G.J. Chern, P. Chang, R.F. Motta and N. Godinho, 
"A New Method to Determine MOSFET Channel Length", 
IEEE Electron Device Lett., Vol EDL-1, no 9, p 170, 
Sept 1980. 
E. Pan and F.F. Fang, "Lateral Spread of Ion Implanted 
Impurities in Silicon", J. Appl. Phys., Vol 45, no 6, 
p 2801, June 1974. 
S.E. Laux, "Accuracy of an Effective Channel Length! 
External Resistance Extraction Algorithm for MOSFET'S ° , 
IEEE Trans. Electron Devices, Vol ED-31, no 9, p 1245, 
Sept 1984. 
R. Lindner, "Semiconductor Surface Varactor", Bell 
Syst. Tech. J., Vol 61, p 803, May 1962. 
G. Baccarani and M. Seven, "On the Accuracy of the 
Theoretical High Frequency Semiconductor Capacitance 
for Inverted MOS Structures", IEEE Trans. Electron 
Devices, Vol ED-21, no 1, p 122, Jan 1974. 
- 311 - 
A.S. Grove, E.N. Snow, B.E. Deal and C.T. Sah, 
"Simple Physical Model for the Space Charge Capacitance 
of Metal-Oxide-Semiconductor", J. Appi. Phys., Vol 35, 
no 8, p 2458, Aug 1964. 
K.H. Zaininger and F.P. Heiman, "The C-V Technique as 
an Analytical Tool : Part 1", Solid State Tech., May 
1970, p  49. 
K.H. Zaininger and F.P. Heiman, "The C-V Technique as 
an Analytical Tool : Part 2", Solid State Tech., June 
1970, p  46. 
L. McMillan, "MOS C-V Techniques for IC Process Control", 
Solid State Tech., Sept 1972, p  47. 
C.G. Shirley, "A Computer Controlled CV Characterization 
System", Semiconductor mt., July 1982, p  81. 
J.R. Brews, "A Simplified High-Frequency MOS Capacitance 
Formula", Solid State Electron., Vol 20, p 607, 1977. 
R.C. Jaeger and F.H. Gaensslen, "Simulation of Impurity 
Freezeout Through Numerical Solution of Poisson's 
Equation with Application to MOS Device Behaviour", 
IEEE Trans. Electron Devices, Vol ED-27, no 5, p  914, 
May 1980. 
R.C. Jaeger, F.H. Gaensslen and S.E. Diehl, "An 
Efficient Numerical Algorithm for Simulation of MOS 
Capacitance", IEEEE Trans. Computer-Aided Design of 
- 312 - 
ICAS, Vol CAD-2, no 2, p  111, April 1983. 
A.H. Marshak and R. Shrivastava, "On Threshold and 
Flat-Band Voltages for MOS Devices with Polysilicon 
Gate and Non-Uniformly Doped Substrate", Solid State 
Electron., Vol 26, no 4, p  361, 1983. 
R.C.Y. Fang, "Threshold Shift of p-Channel Transistors 
by Boron Implantation and the C-V Characteristics of 
the Corresponding MOS Structures", Solid State Electron., 
Vol 26, no 1, p  25, 1983. 
E.H. Nicollian and J.R. Brews, 'MOS (Metal Oxide Semi-
Conductor) Physics and Technology', Wiley, 1982. 
I. McGillivray, private communication. 
A. De Mari , "An Accurate Numerical Steady-State One-
Dimensional Solution of the P-N ,Junction", Solid State 
Electron., Vol 11, p  33, 1968. 
S.E. Hansen, J.D. Shott, P.M. Fahey, J.D. Plummer 
and R.W. Dutton, "Simulation of Multilayer Structures for 
VLSI Using the SUPREM-Ill Process Simulation Program", 
in Proc. Simulation of Semiconductor Devices and 
Processes Conf. (ed. K. Board and D.R.J. Owen), Swansea, 
9-12 July 1984, Pinenidge Press, p 583. 
K.A. Salsbury and H.H. Hansen, "FEUSS - Finite Element 
Diffusion Simulation System", in Proc. Process and Device 
Simulation for MOS-VLSI Circuits Conf. (ed. P. Antognetti), 
- 313 - 
Sogesta, Urbino, Italy, 12-23 July 1982, MartinuS Nijhoff, 
p 378. 
W.G. Oldham, S.N. Nandgaoflkar, A.R. Neureuther and 
M.M. O'Toole, "A General Simulator for VLSI Lithography 
and Etching Processes: Part I - Application to Proj- 
ection Lithography", IEEE Trans. Electron Devices, 
vol ED-26, no 4, p 717, April 1979. 
W.G. Oldham, A.R. Neureuther, C. Sung, J.L. Reynolds 
and S.N. Nandgaoflkar, "A General Simulator for VLSI 
Lithography and Etching Processes: Part II - Application 
to Deposition and Etching", IEEE Trans. Electron Devices, 
vol ED-27, no 8, p 1455, Aug 1980. 
A.R. Neureuther, "Simulating VLSI Wafer Topography", 
IEDM Tech. Dig., p 214, 1980. 
F.H. Dill, A.R. Neureuther, T.A. Tuttle and E.J. Walker, 
"Modelling Projection Printing of Positive Photoresist", 
IEEE Trans. Electron Devices, vol ED-22, no. 7, p 456, 
July 1975. 
T. Matsuzawa, A. Kishimoto and H. Tomioka, "Profile 
Simulation of Negative Resist MRS Using the SAMPLE 
photolithography Simulator", IEEE Trans. Electron Device 
Letts., vol EDL-3, no 3, p 58, Mar 1982. 
A.R. Neureuther, D.F. Kyser and C.H. Ting, "Electron 
Beam Resist Edge Profile Simulation", IEEE Trans. 
- 314 - 
Electron Devices, vol ED-26, no 4, p  686, April 1979. 
N.S. Viswanathan, "Simulation of Plasma Etched 
Lithographic Structures", J. Vac. Sd. Technol., vol 16, 
no 2, p  388, Mar/Apr. 1979. 
A.R. Neureuther, C.H. Tiny and C.Y. Liu, "Application 
of Line-Edge Profile Simulation to Thin-Film Deposition 
Process", IEEE Trans. Electron Devices, vol ED-27, 
no 8, p  1449, Aug 1980. 
R.B. Fair, J.J. Wortman, J. Liu, M. Tischler and 
N.A. Misnari, "Modelling Physical Limitations on 
Junction Scaling for CMOS", IEEE Trans. Electron Devices, 
vol ED-31, no 9, p  1180, Sept 1984. 
N. Herr, B. Garbs and J.J. Barnes, "A Statistical 
Modelling Approach for Simulation of MOS VLSI Circuit 
Designs", IEDM Tech. Dig., p 290, 1982. 
V. Aoki, T. Toyabe, S. Asai and T. Hagtwara, "CASTAM: 
A Process Variation Analysis Simulator for MOS LSI"s, 
IEEE Trans. Electron Devices, vol ED-31, no 10, p  1462, 
Oct 1984. 
V. Suzuki, K. Odagawa and T. Abe, "ClockedCMUS Cal-
culator Circuitry", IEEE J. Solid State Circuits, vol 
SC-S, no 6, p  462, Dec 1973. 
A.G.F. Dingwall and R.E. Stricker, "High Density COSMOS 
1024-bit Static Random Access Memory ", IEEE J. Solid State 
- 315 - 
Circuits, vol SC-b, p  197, Aug 1975. 
A.G.F. Dingwall and R.E. Stricker, "C2L: A New 
High-Speed High-Density Bulk CMOS Technology", IEEE 
J. Solid State Circuits, vol SC-12, no 4, p  344, Aug 1977. 
0. Minato, T. Masuhara, T. Sasaki, H. Nakamura, V. Sakai, 
T. Yasui and K. Uchibori, "2K x 8 Bit Hi-CMOS Static 
RAM's", IEEE Trans. Electron Devices, vol ED-27, no 8, 
p 1591, Aug 1980. 
V. Sakai, T. Masuhara, 0. Minato and N. Hashimoto, 
"High Packing Density, High Speed CMOS (Hi-CMOS) Device 
Technology", Jap. J. Appl. Phys., vol 18, suppl. 18-1, 
p 73, 1979. 
S. Craig, "New High Speed CMOS Logic: Faster Speed 
and Low Power", Electronic Engineering, Dec 1981, p  29. 
M. Suzuki, K. Matsumoto, E. Sugimoto, K. Takemae and 
H. Yamamoto, "A High-Speed NMOS/CMOS Single-Chip 16-bit 
Microprocessor", ISSCC Tech. Dig., p  206, Feb 1978. 
K. Yu, R. Chwang, M.T. Bohr, P.A. Warkentin, S. Stern 
and C.N. Berglund, "HMOS-CMOS - A Low Power High 
Performance Technology", IEEE J. Solid State Circuits, 
vol SC-16, no 10, p  454, Oct 1981. 
J.G. Posa, "CMOS", Electronics, Oct 6, 1981, p  103. 
B. Prince and J. Burnie, "Cost Effective HCMOS Technology", 
- 316 - 
New Electronics, Feb 23, 1982, p 50. 
E. Fok, "The Iso-CMOS Revolution", New Electronics, 
Feb 23, 1982, p  34. 
R.D. Davies, "The Case for CMOS", IEEE Spectrum, 
vol 20, no 10, p  26, Oct 1983. 
R. Chwang and K. Vu, UCHMOS - An N-well Bulk CMOS 
Technology for VLSI", VLSI Design, Fourth Quarter, 1981, 
p 42. 
R.H. Krambeck, C.M. Lee and H.F.S. Law, "High Speed 
Compact Circuits with CMOS", IEEE J. Solid State Circuits, 
vol SC-17, no 3, p  618, June 1982. 
B.T. Murphy, R. Edwards, L.C. Thomas and J.J. I'tlinelli M , 
A CMOS 32-bit Single Chip Microprocessor", ISSCC Tech. 
Dig., February 1981. 
N.F. Goncalves and H.J. De Man, "NORA: A Racefree 
Dynamic CMOS Technique for Pipelined Logic Structures", 
IEEE J. Solid State Circuits, vol SC-18, no 3, p  261, 
June 1983. 
F. Lee, N. Godinho and C.P. Chiu, "Cool-Running 16-K 
RAM Rivals N-channel MOS Performance", Electronics, 
Oct 6, 1981, p  120. 
K. Yu, S. Smith, R. Chwang, M. Bohr and E. Hudson, 
"CMOS Static RAM Feels at Home with ECL Speeds", 
- 317 - 
Electronics, Feb 10, 1982, p 160. 
K. Shimohigashi, H. Masuda, V. Kamigaki, K. Itoh, 
N. Hashimoto and E. Aral, "An N-well CMOS Dynamic RAM", 
IEEE Trans. Electron Devices, vol ED-29, no 4, p 714, 
Apr. 1982. 
S. Karnuro, V. Masaki, K. Sano and S. Kimura, "A 256K 
ROM Fabricated Using N-well CMOS Process Technology", 
IEEE J. Solid State Circuits, vol SC-17, no 4, p 723, 
Aug 1982. 
L. Wofford, "Silicon Gates Spur Linear CMOS to Bipolar 
Speeds, Hold Offsets Stable", Electronics, Mar. 24, 
1982, p 137. 
P.R. Gray and R.G. Meyer, "MUS operational Amplifier 
Design - A Tutorial Overview", IEEE J. Solid State 
Circuits, vol SC-17, no 6, p 969, Dec 1982. 
V.R. Saari, "Low-Power High Drive CMOS Operational 
Amplifiers", IEEE J. Solid State Circuits, vol SC-18, 
no 1, p 121, Feb 1983. 
T.C. Choi and R.T. Kaneshiro, "High Frequency CMOS 
Switched-Capacitor Filters for Communications Appli-
cations", IEEE J. Solid State Circuits, vol SC-18, 
no 6, p 652, Dec 1983. 
F. Tanaka, H. Shigehara and H. Suzuki, "C 2 MOS Speech 
Synthesis Systems", IEEE U. Solid State Circuits, vol 
SC-18, no 1, p  81, Feb 1983. 
D.C. Stone, J.E. Schroeder, R.H. Kaplan and A.R. 
Smith, "Analog CMOS Building Blocks for Custom and 
Semicustom Applications", IEEE Trans., Electron Devices, 
vol ED-31, no 2, p  189, Feb 1984. 
T. Saigo, H. Tago and M. Shiochi, "A 20K-Gate CMOS 
Gate Array", IEEE J. Solid State Circuits, vol SC-18, 
no 5, p  578, Oct 1983. 
T. Watanabe, M. Hayasi, I. Sasaki, SIA  Battery Backup 
64K CMOS RAM with Double-Level Aluminium Technology", 
IEEE J. Solid State Circuits, vol SC-18, no 5, p  494, 
Oct 1983. 
B. Hoefflinger, S.T. Liu and B. Vajdic, "A Three-
Dimensional CMOS Design Methodology", IEEE J. Solid 
State Circuits, vol SC-19, no 1, p  37, Feb 1984. 
R.C. Thomas, "Czochralski Silicon", IEEE Electron 
Devices, vol ED-31, no 11, p  1547, Nov 1984. 
D.L. Tolliver, "Plasma Processing in Microelectronics 
- Past, Present and Future", Solid State Technol., 
vol 25, p  99, 1980. 
D.A. McGillis, "Lithography", in 'VLSI Technology', 
ed. S.M. Sze, p  267, McGraw-Hill, 1983. 
J.A. Appels, E. Kool , M.M. Paffen, J.J.H. Schatorji 
- 319 - 
and W.H.C.G. Verkuylen, "Local Oxidation of Silicon 
and its Application in Semiconductor Device Tech-
nology", Philips Res. Rep., vol 25, no 2, p  118, 1970. 
B.B.M. Brandt, W. Steirirnaier and A.J. Strachan, 
"LOCMOS - A Technology for CMOS Circuits", Philips 
Tech. Rev., Rev. 34, no 1, p  19, 1974. 
A. London, "Two-Layer Metal CMOS vs. Two-Layer Poly 
CMOS", VLSI Design, Mar/Apr 1983, p  62. 
E. Kooi, J.G. van Lierop and J.A. Appels, "Formation 
of Silicon Nitride at the Si - Si02 Interface 
During Local Oxidation of Silicon and During Heat 
Treatment of Oxidised Silicon in NH 	
Gas", 
J. Electrochem. Soc., vol 123, p  1729, 1976. 
T.A. Shankoff, Isle Sheng, S.E. Haszko, R.B. Marcus 
and I.E. Smith, "Bird's Beak Configuration and 
Elimination of Gate Oxide Thinning Produced During 
Selective Oxidation", J. Electrochem. Soc., vol 127, 
p 216, 1980. 
L.C. Parrillo, "VLSI Process Integration", in 'VLSI 
Technology', ed. S.M. Sze, p  445, McGraw-Hill, 1983. 
A.C. Adams, "Dielectric and Polysilicon Film Deposition", 
in 'VLSI Technology', ed. S.M. Sze, p  93, McGraw-
Hill, 1983. 
C.J. Mogab and H.J. Levinstein, "Anisotropic Plasma 
- 320 - 
Etching of Polycrystalline Silicon", J. Vac. Sd. 
Technol., vol 17, p 721, 1980. 
C.J. Mogab, A.C. Adams and D.L. Flamm, "Plasma Etching 
of Si and Si02 - The Effect of Oxygen Additions to a 
CF  Plasma", J. App]. Phys., vol 49, p 3769, 1978. 
G.R. Rao, L.S. White and R.N. Gossen, "Epitaxial Layer 
Blocks Unwanted Charge in MOS RAMs", Electronics, June 
30, 1981, p 103. 
T.C. May and M.H. Woods, "Alpha Particle Induced 
Soft Errors in Dynamic Memories", IEEE Trans. 
Electron Devices, vol ED-26, no 1, p2 , Jan 1979. 
T.C. May, "Soft Errors in VLSI: Present and Future", 
IEEE Trans. Components, Hybrids, Manuf. Technol., 
vol 2, p 377, 1979. 
T. Nishioka, T. Kobayashi and V. Furukawa, "MOSFET'S 
on Au-Diffused High Resistivity Si Substrates", 
IEEE Trans. Electron Devices, vol ED-29, no 10, 
p 1507, Oct 1982. 
C.N. AnagnostopoulOs, E.T. Nelson, J.P. Lavine, 
K.Y. Wong and D.N. Nichols, "Latch-Up and Image 
Crosstalk Suppression by Internal Getterig", IEEE 
Trans. Electron Devices, vol ED-31, no 2, p  225, Feb 1984. 
M. Sugino, L.A. Akers and M.E. Rebeschini, "Latch-Up 
Free Schottky Barrier CMOS", IEEE Trans. Electron 
- 321 - 
Devices, vol ED-30, no 2, p110, Feb 1983. 
289. 	
N.E. Preckshot, S.A. Campbell, W.W. Heikkila, U. Dokos, 
R.H. Passow, W.N. Grant, D. Schultz and J.P. Victorey, 
"Design Methodology of a 1.2 micron Double Level Metal 
CMOS Technology", IEEE Trans. Electron Devices, vol 
ED-31, no 2, p 215, Feb 1984. 
L.C. Parrillo, R.S. Payne, R.E. Davies, G.W. Reutlinger 
and R.L. Field, "Twin-Tub CMOS - A Technology for VLSI 
Circuits", IEDM Tech. Dig., p 752, 1980. 
U. Schwabe, H. Herbst, E.P. Jacobs and D. Takacs, 
"N- and P-Well Optimisation for High-Speed N-Epitaxy 
CMOS Circuits", IEEE Trans. Electron Devices, vol ED-30, 
no 10, p 1339, Oct 1983. 
P.J. Holly and L.A. Akers, "Latch-up Prevention Using 
an N-well Epi-CMOS Process", IEEE Trans. Electron 
Devices, vol ED-30, no 10, p 1403, Oct 1983. 
R.D. Rung, C.J. Dell'OCa, L.G. Walker, "A Retrograde 
P-well for Higher Density CMOS", IEEE Trans. Electron 
Devices, vol ED-28, no 10, p 1115, Oct 1981 - 
J.Y. - T. Chen, "Quadruple-Well CMOS for VLSI Tech-
nology", IEEE Trans. Electron Devices, vol ED-31, 
no 7, p 910, July 1984. 
L.C. Parrillo, L.K. Wang, R.D. SwenumSOn, R.L. Field, 
R.C. Melin and R.A. Levy, "Twin-Tub CMOS II - An 
- 322 - 
Advanced VLSI Technology", IEDM Tech. Dig., p 706, 
1982. 
S.R. Combs, "Scaleable Retrograde P-well CMOS Tech-
nology", IEDM Tech. Dig., p  346, 1981. 
V. Okuto, M. Fukuma and V. Ohno, "SOS/CMOS As a 
High Performance LSI Device", IEEE Trans. Electron 
Devices, vol ED-29, no 4, p  574, Apr. 1982. 
N. Sasaki and M. Nakano, "A CMOS/SOS Gate Array 
with a New Customization Technique of Cutting", 
IEEE Trans. Electron Devices, vol ED-29, no 10, 
p 1535, Oct 1982. 
T. Toyabe and S. Asai, "Analytical Models of Threshold 
Voltage and Breakdown Voltage of Short Channel MOSFET's 
Derived from Two-Dimensional Analysis", IEEE Trans. 
Electron Devices, vol ED-26, no 4, p 453, Apr. 1979. 
M.H. White, "Characterization of CMOS Devices for 
VLSI", IEEE Trans. Electron. Devices, vol ED-29, 
no 4, p  578, Apr. 1982. 
T. Kinoshita, T. Sato, H. Tango and J. Iwamura, 
"Sapphire Substrate Boosts Microprocessor Density", 
Electronics, Oct 6, 1981, p  112. 
K. Izumi, M. Doken and H. Ariyoshi, "CMOS Devices 
Fabricated on Buried Si0 2 Layers Formed by Oxygen 
Implantation in Silicon", Electron. Letts., vol 14, 
- 323 - 
p 593, 1978. 
G. Zimmer and H. Vogt, "CMOS on Buried Nitride - 
A VLSI SOl Technology", IEEE Trans. Electron Devices, 
vol ED-30, no 11, p  1515, Nov 1983. 
D.P. Vu, C. Leguet, M. Haond, D. Bensahel and 
J.P. Colinge, "CMOS Circuits Made in Lamp-Recrystal-
used Silicon-On-Insulator", Electron. Letts., vol 20, 
no 7, p  298, Mar 1984. 
H. Iwai, K. Taniguchi, M. Konaka, S. Maeda and 
Y. Nishi, "Two Dimensional Nature of Diffused Layers 
and Certain Limitations in Scaling Down Coplanar 
Structure", IEEE Trans. Electron Devices, vol ED-29, 
no 4, p  625, Apr 1982. 
Y. El-Mansy, "MOS Device and Technology Constraints 
in VLSI", IEEE Trans. Electron Devices, vol ED-29, 
no 4, p  567, Apr 1982. 
E. Takeda, Y. Nakagome, H. Kume, N. Suzuki and 
S. Asai, "Comparison of Characteristics of N-channel 
and P-channel MOSFET's for VLSI's", IEEE Trans. 
Electron Devices, vol ED-30, no 6, p  675, June 1983. 
H.E. Oldham and S.L. Partride, "A Comparative Study 
of CMOS Processes for VLSI Applications", IEEE Trans. 
Electron Devices, vol ED-29, no 10, p  1593, Oct 1982. 
T. Yamaguchi, S. Morimoto, G.H. Kawarrioto and J.C. 
- 324 - 
De Lacy, "Process and Device Performance of 1 micron 
Channel N-well CMOS Technology", IEEE Trans. Electron 
Devices, vol ED-31, no 2,.p 205, Feb 1984. 
K.M. Cham and S.Y. Chiang , "Device Design for the 
Submicrometer p-channel FET with N+ PolysiliCOfl 
Gate", IEEE Trans. Electron Devices, vol ED-31, no 7, 
p 964, July 1984. 
I.M. Bateman, G.A. Armstrong and J.A. Magowan, 
"Drain Voltage Limitations of MOS Transistor", 
Solid State Electron., vol 17, p 539, 1974. 
J.G. Posa, "NSC Forges Ahead with Triple-Poly RAMs", 
Electronics, June 30, 1981, p 42. 
J.-P. Colinge, E. Demoulin and M. Lobet, "Stacked 
Transistors CMOS (ST-CMOS), an NMOS Technology 
Modified to CMOS", IEEE Trans. Electron Devices, 
vol ED-29, no 4, p 585, Apr 1982. 
K.L. Wang, S.A. Sailer, W.R. Hunter, P.K. Chatteriee 
and P. Yang, "Direct Moat Isolation for VLSI", IEEE 
Trans. Electron Devices, vol ED-29, no 4, p 541, 
Apr 1932. 
N. MatsukaWa, H. Nozawa, J. Matsunaga and S. Kohyama, 
"Selective Polysilicon Oxidation Technology for VLSI 
Isolation", IEEE Trans. Electron Devices, vol ED-29, 
no 4, p 561, Apr 1982. 
- 325 - 
J. Hiu, T.Y. Chiu, S.-W. S. Wong and W.G. Oldham, 
"Sealed Interface Local Oxidation Technology", 
IEEE Trans. Electron Devices, vol ED-29, no 4, p  554, 
Apr 1982. 
J.Y.-T. Chen, R.C. Henderson and D.E. Snyder, "A 
Novel Self-Aligned Isolation Process for VLSI", IEEE 
Trans. Electron Devices, vol ED-30, no 11, p  1521, 
Nov 1983. 
R.D. Rung, H. Momose and V. Nagakubo, "Deep Trench 
Isolated CMOS Devices", IEOM Tech. Dig., p 237, 
1982. 
C.-V. Wu, "A New Dynamic Random Access Memory Cell 
Using a Bipolar MOS Composite Structure", IEEE Trans. 
Electron Devices, vol ED-30, no 8, p  886, Aug 1983. 
S. Krishna, J. Kuo and I.S. Gaeta, "An Analog Tech-
nology Integrates Bipolar, CMOS, and High Voltage 
DMOS Transistors", IEEE Trans. Electron Devices,. 
vol ED-31, no 1, p  89. Jan 1984. 
J.S. Suehle, L.W. Linholm and K. Kafadar, "Minimum 
Test Chip Sample Size Selection for Characterizing 
Process Parameters", IEEE Trans. Electron Devices, 
vol ED-31, no 2, p  257, Feb 1984. 
J.D. Meindi, "Ultra-Large Scale Integration", 
IEEE Trans. Electron Devices, vol ED-31, no 11, 
P 1555, Nov 1984. 
- 326 - 
